

CAT24C01C

1K-Bit Serial EEPROM


FEATURES

- 400 KHZ I²C Bus Compatible*
- 1.8 to 6.0Volt Operation
- Low Power CMOS Technology

DESCRIPTION

The CAT24C01C is a 1K-bit Serial CMOS EEPROM internally organized as 128 words of 8 bits each. Catalyst's advanced CMOS technology substantially reduces device power requirements. The the CAT24C01C features

DIE PAD CONFIGURATION



PIN FUNCTIONS


Pin Name	Function		
NC	No Connect		
SDA	Serial Data/Address		
SCL	Serial Clock		
V _{CC}	+1.8V to +6.0V Power Supply		
V _{SS}	Ground		
DC	Don't Connect		

■ Page Write Buffer

- Self-Timed Write Cycle with Auto-Clear
- 1,000,000 Program/Erase Cycles
- 100 Year Data Retention

a 16-byte page write buffer. The device operates via the I^2C bus serial interface and has a ISO 7816 compatible pinout for smartcard micromodule applications.

BLOCK DIAGRAM



* Catalyst Semiconductor is licensed by Philips Corporation to carry the I²C Bus Protocol.

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias –55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to $V_{SS}^{(1)}$ 2.0V to +V _{CC} + 2.0V
V_{CC} with Respect to V_{SS}
Package Power Dissipation Capability (Ta = 25°C)1.0W
Lead Soldering Temperature (10 secs)
Output Short Circuit Current ⁽²⁾ 100mA

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

RELIABILITY CHARACTERISTICS

Symbol	Parameter	Min.	Max.	Units	Reference Test Method
N _{END} ⁽³⁾	Endurance	1,000,000		Cycles/Byte	MIL-STD-883, Test Method 1033
T _{DR} ⁽³⁾	Data Retention	100		Years	MIL-STD-883, Test Method 1008
VZAP ⁽³⁾	ESD Susceptibility	4000		Volts	MIL-STD-883, Test Method 3015
I _{LTH} ⁽³⁾⁽⁴⁾	Latch-up	100		mA	JEDEC Standard 17

D.C. OPERATING CHARACTERISTICS

 V_{CC} = +1.8V to +6.0V, unless otherwise specified.

		Limits				
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Icc	Power Supply Current			3	mA	f _{SCL} = 100 KHz
I _{SB} ⁽⁵⁾	Standby Current (V _{CC} = 5.0V)			0	μΑ	$V_{IN} = GND \text{ or } V_{CC}$
ILI	Input Leakage Current			10	μΑ	$V_{IN} = GND$ to V_{CC}
ILO	Output Leakage Current			10	μΑ	V _{OUT} = GND to V _{CC}
VIL	Input Low Voltage	-1		V _{CC} x 0.3	V	
VIH	Input High Voltage	V _{CC} x 0.7		V _{CC} + 0.5	V	
V _{OL1}	Output Low Voltage ($V_{CC} = 3.0V$)			0.4	V	I _{OL} = 3 mA
V _{OL2}	Output Low Voltage (V _{CC} = 1.8V)			0.5	V	I _{OL} = 1.5 mA

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = 5V$

Symbol	Test	Max.	Units	Conditions
C _{I/O} ⁽³⁾	Input/Output Capacitance (SDA)	8	pF	$V_{I/O} = 0V$
C _{IN} ⁽³⁾	Input Capacitance (SCL)	6	pF	$V_{IN} = 0V$

Note:

(1) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V_{CC} +0.5V, which may overshoot to V_{CC} + 2.0V for periods of less than 20ns.

(2) Output shorted for no more than one second. No more than one output shorted at a time.

(3) This parameter is tested initially and after a design or process change that affects the parameter.

(4) Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to $V_{CC} + 1V$.

(5) Standby Current (I_{SB}) = 0µA (<900nA).

A.C. CHARACTERISTICS

 V_{CC} = +1.8V to +6.0V, unless otherwise specified.

Read & Write Cycle Limits

Symbol	Parameter 1.8V		′ - 6.0V			
		2.5V - 6.0V		4.5V-5.5V		
		Min.	Max.	Min.	Max.	Units
Fscl	Clock Frequency		100		400	kHz
TI ⁽¹⁾	Noise Suppression Time Constant at SCL, SDA Inputs		200		200	ns
t _{AA}	SCL Low to SDA Data Out and ACK Out		3.5		1	μs
t _{BUF} ⁽¹⁾	Time the Bus Must be Free Before a New Transmission Can Start	4.7		1.2		μs
thd:sta	Start Condition Hold Time	4		0.6		μs
tLOW	Clock Low Period	4.7		1.2		μs
tнідн	Clock High Period	4		0.6		μs
tsu:sta	Start Condition Setup Time (for a Repeated Start Condition)	4.7		0.6		μs
thd:dat	Data In Hold Time	0		0		ns
tsu:dat	Data In Setup Time	50		50		ns
t _R ⁽¹⁾	SDA and SCL Rise Time		1		0.3	μs
t _F ⁽¹⁾	SDA and SCL Fall Time		300		300	ns
tsu:sto	Stop Condition Setup Time	4		0.6		μs
tDH	Data Out Hold Time	100		100		ns

Power-Up Timing⁽¹⁾⁽²⁾

Symbol	Parameter	Max.	Units
t _{PUR}	Power-up to Read Operation	1	ms
tpuw	Power-up to Write Operation	1	ms

Write Cycle Limits

Symbol	Parameter	Min.	Тур.	Max	Units
t _{WR}	Write Cycle Time			10	ms

The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal program/erase cycle. During the write cycle, the bus interface circuits are disabled, SDA is allowed to remain high, and the device does not respond to its slave address.

Note:

⁽¹⁾ This parameter is tested initially and after a design or process change that affects the parameter.

⁽²⁾ t_{PUR} and t_{PUW} are the delays required from the time V_{CC} is stable until the specified operation can be initiated.

FUNCTIONAL DESCRIPTION

The CAT24C01C supports the I²C Bus data transmission protocol. This Inter-Integrated Circuit Bus protocol defines any device that sends data to the bus to be a transmitter and any device receiving data to be a receiver. Data transfer is controlled by the Master device which generates the serial clock and all START and STOP conditions for bus access. The CAT24C01C operates as a Slave device. Both the Master and Slave devices can operate as either transmitter or receiver, but the Master device controls which mode is activated.

PIN DESCRIPTIONS

SCL: Serial Clock

The CAT24C01C serial clock input pin is used to clock all data transfers into or out of the device. This is an input pin.

SDA: Serial Data/Address

The CAT24C01C bidirectional serial data/address pin is used to transfer data into and out of the device. The SDA pin is an open drain output and can be wire-ORed with other open drain or open collector outputs.

I²C BUS PROTOCOL

The following defines the features of the I^2C bus protocol:

- (1) Data transfer may be initiated only when the bus is not busy.
- (2) During a data transfer, the data line must remain stable whenever the clock line is high. Any changes in the data line while the clock line is high will be interpreted as a START or STOP condition.





Figure 2. Write Cycle Timing



START Condition

The START Condition precedes all commands to the device, and is defined as a HIGH to LOW transition of SDA when SCL is HIGH. The CAT24C01C monitor the SDA and SCL lines and will not respond until this condition is met.

STOP Condition

A LOW to HIGH transition of SDA when SCL is HIGH determines the STOP condition. All operations must end with a STOP condition.

DEVICE ADDRESSING

The bus Master begins a transmission by sending a START condition. The Master then sends the address of the particular slave device it is requesting. The four most significant bits of the 8-bit slave address are fixed as 1010 for the CAT24C01C (see Fig. 5). The next three significant bits are all zeros. The last bit of the slave address specifies whether a Read or Write operation is to be performed. When this bit is set to 1, a Read operation is selected, and when set to 0, a Write operation is selected.

After the Master sends a START condition and the slave address byte, the CAT24C01C monitors the bus and responds with an acknowledge (on the SDA line). The CAT24C01C then performs a Read or Write operation depending on the state of the R/\overline{W} bit.

Acknowledge

After a successful data transfer, each receiving device is required to generate an acknowledge. The acknowledging device pulls down the SDA line during the ninth clock cycle, signaling that it received the 8 bits of data. The CAT24C01C responds with an acknowledge after receiving a START condition and its slave address. If the device has been selected along with a write operation, it responds with an acknowledge after receiving each 8-bit byte.

When the CAT24C01C is in a READ mode it transmits 8 bits of data, releases the SDA line, and monitors the line for an acknowledge. Once it receives this acknowledge, the CAT24C01C will continue to transmit data. If no acknowledge is sent by the Master, the device terminates data transmission and waits for a STOP condition.

WRITE OPERATIONS

Byte Write

In the Byte Write mode, the Master device sends the START condition and the slave address information (with the R/W bit set to zero) to the Slave device. After the Slave generates an acknowledge, the Master sends the byte address that is to be written into the address pointer of the CAT24C01C. After receiving another acknowledge from the Slave, the Master device transmits the data byte to be written into the addressed memory location. The CAT24C01C acknowledge once more and the Master generates the STOP condition, at which time the device begins its internal programming cycle to nonvolatile memory. While this internal cycle is in progress, the device will not respond to any request from the Master device.

Page Write

The CAT24C01C writes up to 16 bytes of data in a single write cycle, using the Page Write operation. The Page Write operation is initiated in the same manner as counter will 'wrap around' to address 0 and continue to






Figure 5. Slave Address Bits



the Byte Write operation, however instead of terminating after the initial word is transmitted, the Master is allowed to send up to 15 additional bytes. After each byte has been transmitted the CAT24C01C will respond with an acknowledge, and internally increment the low order address bits by one. The high order bits remain unchanged.

If the Master transmits more than 16 bytes prior to sending the STOP condition, the address counter 'wraps around', and previously transmitted data will be overwritten.

Once all 16 bytes are received and the STOP condition has been sent by the Master, the internal programming cycle begins. At this point all received data is written to the CAT24C01C in a single write cycle.

Acknowledge Polling

The disabling of the inputs can be used to take advantage of the typical write cycle time. Once the stop condition is issued to indicate the end of the host's write operation, the CAT24C01C initiates the internal write cycle. ACK polling can be initiated immediately. This involves issuing the start condition followed by the slave address for a write operation. If the CAT24C01C is still busy with the write operation, no ACK will be returned. If the CAT24C01C has completed the write operation, an ACK will be returned and the host can then proceed with thenext read or write operation.

READ OPERATIONS

The READ operation for the CAT24C01C is initiated in the same manner as the write operation with the one exception that the R/W bit is set to a one. Three different READ operations are possible: Immediate Address READ, Selective READ and Sequential READ.

Immediate Address Read

The CAT24C01C's address counter contains the address of the last byte accessed, incremented by one. In other words, if the last READ or WRITE access was to address N, the READ immediately following would access data from address N+1. If N=E (where E = 127 for 24WC01), then the clock out data. After the CAT24C01C receives its slave address information (with the R/W bit set to one), it issues an acknowledge, then transmits the 8-bit byte requested. The master device does not send an acknowledge but will generate a STOP condition.

Selective Read

Selective READ operations allow the Master device to select at random any memory location for a READ operation. The Master device first performs a 'dummy' write operation by sending the START condition, slave address and byte address of the location it wishes to read. After the CAT24C01C acknowledge the word address, the Master device resends the START condition and the slave address, this time with the R/W bit set to one. The CAT24C01C then responds with its acknowledge and sends the 8-bit byte requested. The master device does not send an acknowledge but will generate a STOP condition.

Sequential Read

The Sequential READ operation can be initiated by either the immediate Address READ or Selective READ operations. After the 24C01C sends initial 8-bit byte requested, the Master will respond with an acknowledge which tells the device it requires more data. The CAT24C01C will continue to output an 8-bit byte for each acknowledge sent by the Master. The operation is terminated when the Master fails to respond with an acknowledge, thus sending the STOP condition.

The data being transmitted from the CAT24C01C is outputted sequentially with data from address N followed by data from address N+1. The READ operation address counter increments all of the CAT24C01C address bits so that the entire memory array can be read during one operation. If more than 127 bytes are read out, the counter will "wrap around" and continue to clock out data bytes.

Figure 6. Byte Write Timing




Figure 7. Page Write Timing




Figure 8. Immediate Address Read Timing




Figure 9. Selective Read Timing






Figure 10. Sequential Read Timing




PAD COORDINATES



Pad Name	X (um)	Y (um)
SDA	123	150
GND	102	1281
VDD	1072	1284
SCL	890	107

(above dimensions are to the center of Pads)

ORDERING INFORMATION



Copyrights, Trademarks and Patents

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:

DPP ™ AE² ™

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products. For a complete list of patents issued to Catalyst Semiconductor contact the Company's corporate office at 408.542.1000.

CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.



Catalyst Semiconductor, Inc. Corporate Headquarters 1250 Borregas Avenue Sunnyvale, CA 94089 Phone: 408.542.1000 Fax: 408.542.1200 www.catalyst-semiconductor.com

Publication #:1041Revison:AIssue date:3/3/03Type:Final