



SANYO Semiconductors

DATA SHEET

LV5652T

Bi-CMOS LSI

3-channel Switching Regulator Controller

Overview

The LV5652T is a 3-channel switching regulator controller.

Features

- Low-voltage (3V) operation
- Reference voltage precision : $\pm 1\%$
- Independent standby functions for each of three channels.
- Is capable of driving MOS transistors.
- switching regulator controller : 3-channel
 - ch1 : Supports synchronous rectification
 - ch2 : Supports inverting step-up operation
 - ch3 : Supports step-up operation

Specifications

Maximum Ratings at $T_a = 25^\circ\text{C}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage 1	V_{CC} max	V_{CC} pin	-0.3 to 16	V
Maximum supply voltage 2	V_{BIAS} max	V_{BIAS} pin	-0.3 to 18	V
Maximum clock input voltage	V_{CLKIN} max	CLKIN pin	5.5	V
Allowable power dissipation	P_d max	Mounted on a specified board*	1	W
Operating temperature	T_{opr}		-30 to +85	$^\circ\text{C}$
Storage temperature	T_{stg}		-55 to +125	$^\circ\text{C}$

* Specified board: 114.3mm \times 76.1mm \times 1.6mm, glass epoxy board.

Recommended Operating Conditions at $T_a = 25^\circ\text{C}$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage 1	V_{CC}	V_{CC} pin	3 to 15	V
Supply voltage 2	V_{BIAS}	V_{BIAS} pin	3 to 15	V
Clock input voltage	V_{CLKIN}	CLKIN pin	5	V
Timing resistor	RT		7 to 30	k Ω
Timing capacitor	CT		100 to 1000	pF
Triangle wave frequency	f_{OSC}		0.1 to 1.3	MHz

■ Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.

■ Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

LV5652T



Electrical Characteristics at $T_a = 25^\circ\text{C}$, $V_{CC} = V_{BIAS} = 3.6\text{V}$, $SCP = 0\text{V}$

Parameter		Symbol	Conditions	Ratings			Unit
				min	typ	max	
Error amplifier 1							
IN ⁺ pin internal bias voltage		VB	Value added to the error amplifier offset at the error amplifier + side voltage	0.504	0.51	0.516	V
Output low voltage	ch1 to ch3	V _{Low} FB	IN ⁻ = 2.0V, IFB = 20 μ A			0.2	V
Output high voltage	ch1 to ch3	V _{Hi} FB	IN ⁻ = 0V, IFB1 = -20 μ A	2.0			V
Error amplifier 2							
IN2RE pin offset voltage		VOFF2		-6		6	V
Output low voltage		V _{Low} FB2RE	IN2-RE = 2.0V, IFB = 20 μ A			0.2	V
Output high voltage		V _{Hi} FB2RE	IN2-RE = -10V, IFB1 = -500 μ A	2.0			V
Protection circuit							
Threshold voltage		V _{SCP}		1.1	1.25	1.4	V
SCP pin current		I _{SCP}			4		μ A
Short circuit detection signal pin		VSCPOUT	Open collector, ISCP _{OUT} = 100 μ A			0.2	V
Software start block							
Soft start current	ch1 to ch3	I _{SF}	CSOFT = 0V	3.2	4	4.8	μ A
Soft start resistance	ch1 to ch3	R _{SF}		160	200	240	k Ω
Fixed duty							
Maximum on duty 1	ch1	Duty MAX 1	Out monitor , IN ⁻ = 0V	100			%
Maximum on duty 2	ch2	Duty MAX 2	Out monitor , IN ⁻ = 0V	80	85	90	%
Maximum on duty 3	ch3	Duty MAX 3	Out monitor , IN ⁻ = 0V	80	85	90	%
Output block							
OUT pin high side on resistance		R _{OUT SOUR}	I _O = 10mA		28	50	Ω
OUT pin low side on resistance		R _{OUT SINK}	I _O = 10mA		18	35	Ω
Triangle wave oscillator block							
Current setting pin voltage		VT RT	RT = 10k Ω		0.57		V
Output current		IOH CT			190		μ A
Output current ratio		Δ IO CT	CT pin, rise/fall	2	2.5	3	-
Oscillation frequency		f _{OSC}	RT = 10k Ω , CT = 270pF	390	510	620	kHz
Reference voltage block							
Reference voltage		VREF			1.240		V
Line regulation		V _{LN REF}	V _{CC} = 3V to 15V			10	mV
Control circuit							
On state voltage		V _{ON CTL}		2.0			V
OFF state voltage		V _{OFF CTL}				0.6	V
Pin input current		I _{IN CTL}				60	μ A
Standby circuit							
On voltage		V _{ON STBY}		2.0			V
OFF voltage		V _{OFF STBY}				0.6	V
Pin input current		I _{IN STBY}				60	μ A
All circuits							
V _{CC} current consumption		I _{CC}	IN1 ⁻ to IN3 ⁻ = 1V		4	5	mA
Standby mode current consumption		I _{OFF}	VSTBY = VCTL = 0V, I _{OFF} = I _{CC} + I _{BIAS}			1	μ A


LV5652T

Package Dimensions

unit : mm (typ)
3253B




Pin Assignment



Top view

LV5652T

Block Diagram and Sample Application Circuit



The CLKIN pin must be connected to GND, when the external clock synchronization (CLKIN) is not used.

LV5652T

Pin Function

Block	Pin No.	Pin Name	Functions
ch1 (Step-down)	9	STBY1	Standby input. H/ch1 ; ON, L/ch1 ; OFF.
	26	IN1 ⁻	Error amplifier Inverting input.
	25	FB1	Error amplifier output.
	31	CSOFT1	Soft start setting capacitor connection. Connect to GND through a capacitor.
	33	OUT1	Output. External transistor P-channel gate connection.
	32	OUT1N	Output. External transistor N-channel gate connection.
ch2 (Inversion)	7	STBY2	Standby input. H/ch2 ; ON, L/ch2 ; OFF.
	14	IN2 ^{+RE}	Inversion amplifier, +(noninverting) input.
	15	IN2 ^{-RE}	Inversion amplifier, -(Inverting) input.
	16	FB2RE	Inversion amplifier output.
	18	IN2 ⁻	Error amplifier, - (Inverting) input.
	17	FB2	Error amplifier output.
	29	CSOFT2	Soft start setting capacitor connection. Connect to GND through a capacitor.
	2	OUT2	Output. External transistor P-channel gate connect.
ch3 (Step-up)	6	STBY3	Standby input. H/ch3 ; ON, L/ch3 ; OFF.
	12	IN3 ⁻	Error amplifier, - (Inverting) input.
	13	FB3	Error amplifier output.
	28	CSOFT3	Soft start setting capacitor connection. Connect to GND through a capacitor.
	3	OUT3	Output. External transistor N-channel gate connect.
POWER	27	V _{CC}	Power supply input (signal system).
	1	VBIAS	Power supply input (pre-output stage).
	19	GND _S	Ground (signal system).
	34	GND _P (VS)	Ground (pre-output stage).
	22	VREF	Reference voltage output.
CONTROL	11	CTL	Output control.
	10	SCP	Connection pin for the delay time setting capacitor of short circuit detection circuit.
	4	SCPOUT	SCP_OUT pin (SCP output).
OSC	21	CT	Triangle wave oscillation frequency setting capacitor connection.
	20	RT	Triangle wave oscillation frequency setting resistor connection.
	5	CLKIN	External clock input.
OTHER	8	(NC)	Not use.
	23	(NC)	Not use.
	24	(NC)	Not use.
	30	(NC)	Not use.
	35	(NC)	Not use.
	36	(NC)	Not use.

LV5652T

Equivalent Circuits

Pin No.	Pin Name	Description	Equivalent Circuit
11 9 7 6	CTL STBY1 STBY2 STBY3	CTL : Controls operation of all circuits. STBY* : Independently controls operation of the corresponding channel. Operation is high active. High : ON Low : OFF	
26 18 12	IN1 ⁻ IN2 ⁻ IN3 ⁻	Error amplifier inverting input. The regulator output is divided by a resistor and connected to IN ⁻	
25 17 13	FB1 FB2 FB3	Error amplifier output. These pins, in combination with IN ⁻ , configure the error amplifier filters	
14 15	IN2 ^{+RE} IN2 ^{-RE}	Inversion step-up (Channel2) error amplifier input. These pins, in combination with FB2RE, configure the operational amplifier (independent)	
16	FB2RE	Inversion step-up (Channel2) error amplifier output. This pin, in combination with IN2 ^{+RE} and IN2 ^{-RE} , configures the operational amplifier (independent)	

Continued on next page.

LV5652T

Continued from preceding page.

Pin No.	Pin Name	Description	Equivalent Circuit
31 29 28	CSOFT1 CSOFT2 CSOFT3	Soft start. Connect to GND via a capacitor to set the soft start time.	
33 2 3	OUT1 OUT2 OUT3	Output. Connect external PchFET.	
32	OUT1N	Output. Connect external NchFET.	
20	RT	Connect to GND through a resistor. This pin, together with CT, sets the oscillation frequency.	
21	CT	Connect to GND through a capacitor. This pin, together with RT, sets the oscillation frequency.	
4	SCP_OUT	Short circuit detection circuit output. When SCP exceeds the threshold voltage, the open collector goes OFF and this pin goes High.	

Continued on next page.

LV5652T

Continued from preceding page.

Pin No.	Pin Name	Description	Equivalent Circuit
10	SCP	Connect to GND via a capacitor to set the short circuit detection circuit delay time.	
22	VREF	Internal constant voltage circuit output. Connect a stabilizing capacitor.	
5	CLKIN	External clock input. Apply an external clock of the internal oscillation frequency or higher.	
27	V _{CC}	Signal system power supply	V _{CC} ○ ———
1	VBIAS	Power system power supply (Output stage)	VBIAS ○ ———
19	GND_S	Signal system GND	GND_S ○ ———
34	GND_P (VS1)	Output stage GND (pre-stage)	GND_P (VS) ○ ———
8 23 24 30 35 36	(NC) (NC) (NC) (NC) (NC) (NC)	Use prohibited. (Not connect pins.)	(NC) ○


Notes

(1) Soft start time setting method


The soft start time is set with the capacitor connected between CSOFT* and GND_S.

This IC has an independent soft start function for each channel, so a capacitor must be connected for each CSOFT to set the soft start time.

(Description of soft start operation)



(Outline of soft start pin)



(2) Setting the oscillation frequency

The internal oscillation frequency is set by the resistor connected to the RT pin and the capacitor connected to the CT pin. The waveform generated on CT is a triangular wave with the charging/discharging waveform determined by RT and CT.

$$f_{OSC} = 1.32 \times \frac{1}{CT \times RT} \text{ [Hz]}$$

The actual internal oscillation frequency deviates from the calculated value due to overshoot, undershoot and other factors, so the frequency should be confirmed in an actual set.

(3) External input CLK function (CLK_IN)

Switching operation can be synchronized with external clock input (CLK_IN) by using the CLK_IN pin.

• External clock (CLK_IN) frequency and input level

When using external clock (CLK_IN) input, input a frequency equal to the internal oscillation frequency +20% or more to CLK_IN. In addition, the CLK_IN configuration is shown in the figure “CLK_IN (input) equivalent circuit (outline)” below.

The 0.8V reference voltage and CLK_IN are compared to determine the edges, so input a signal of 0.8V or more (VCC voltage or less) as the external clock (CLK_IN).


• External/internal clock switching

Set the CTL pin Low before switching between the external clock and the internal clock. Switching clocks when running may give rise to output voltage fluctuations.

• Maximum ON duty

The maximum ON duty (Duty_MAX*) of channel 2 to channel 3 is the 85% (typ.) setting. When using the external clock (CLK_IN), the maximum ON duty (Duty_MAX*) becomes smaller, so care must be taken for the set output voltage.

(CLK_IN (input) equivalent circuit (outline))




(4) SCP (short circuit protection) function

- Description of operation

When any one of FB1 to FB4 goes High due to the load being shorted or other reason, charging to the SCP pin starts. If output does not recover during the set time T_{scp} and SCP pin voltage exceeds the threshold voltage, the protective circuit (SCP) operates and all channel outputs are turned OFF. All outputs are latched off by the protection circuit (SCP). This latched state (output OFF) is canceled by setting the CTL pin Low or by turning the power supply OFF. When not using the protection function (SCP), the SCP pin must be shorted to GND_S with a line that is as short as possible.


The SCP operation time is set by the capacitor connected to the SCP pin.

(SCP charging operation)



(SCP function)

•When STBY* is regarded as High (the output is turned on by setting CTL Low to High).



- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of August, 2009. Specifications and information herein are subject to change without notice.