

SANYO Semiconductors **DATA SHEET**

LC863G64A,LC863G56A LC863G48A,LC863G40A LC863G32A,LC863G28A LC863G24A

CMOS IC
64K/56K/48K/40K/32K/28K/24K-byte ROM,
CGROM16K-byte
on-chip 768-byte RAM and 352×9 bit OSD RAM

8-bit 1-chip Microcontroller

Overview

The LC863G64A/56A/48A/40A/32A/28A/24A are 8-bit single chip microcontrollers with the following on-chip functional blocks:

- CPU: Operable at a minimum bus cycle time of 0.424µs
- On-chip ROM capacity

Program ROM: 64K/56K/48K/40K/32K/28K/24K bytes

CGROM: 16K bytes

- On-chip RAM capacity: 768 bytes
- OSD RAM: 352 × 9 bits
- Closed-Caption TV controller and the on-screen display controller
- Closed-Caption data slicer
- Four channels × 8-bit AD Converter
- Three channels × 7-bit PWM
- Two 16-bit timer/counters, 14-bit base timer
- 8-bit synchronous serial interface circuit
- IIC-bus compliant serial interface circuit (Multi-master type)
- UART interface circuit (full duplex)
- ROM correction function
- 18-source 10-vectored interrupt system
- Integrated system clock generator and display clock generator

Only one X'tal oscillator (32.768kHz) for PLL reference is used for both generators

TV control and the closed caption function

All of the above functions are fabricated on a single chip.

Note: This product includes the IIC bus interface circuit. If you intend to use the IIC bus interface, please notify us of this in advance of our receiving your program ROM code order.

Purchase of SANYO IIC components conveys a license under the Philips IIC Patents Rights to use these components in an IIC system, provided that the system conforms to the IIC Standard Specification as defined by Philips.

Trademarks

IIC is a trademark of Philips Corporation.

- Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before usingany SANYO Semiconductor products described or contained herein in such applications.
- SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.

SANYO Semiconductor Co., Ltd.

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Features

■ Read-only Memory (ROM): $65536 \times 8 \text{ bits}/57344 \times 8 \text{ bits}/49152 \times 8 \text{ bits}/$

40960 × 8 bits/32768 × 8 bits/28672 × 8 bits/24576 × 8 bits for program

16128 × 8 bits for CGROM

■Random Access Memory (RAM): 768 × 8 bits (including 128 bytes for ROM correction function)

 352×9 bits (for CRT display)

■OSD Functions

• Screen display : 36 characters × 16 lines (by software)

• RAM : 352 words (9 bits per word)

Display area : $36 \text{ words} \times 8 \text{ lines}$ Control area : $8 \text{ words} \times 8 \text{ lines}$

Characters

Up to 252 kinds of 16×32 dot character fonts (4 characters including 1 test character are not programmable) Each font can be divided into two parts and used as two fonts: a 16×17 dot and 8×9 dot character font At least 111 characters need to be divide to display the caption fonts.

• Various character attributes

Character colors : 16 colors Character background colors : 16 colors Fringe/shadow colors : 16 colors Full screen colors : 16 colors

Rounding Underline

Italic character (slanting)

- Attribute can be changed without spacing
- Vertical display start line number can be set for each row independently (Rows can be overlapped)
- Horizontal display start position can be set for each row independently
- Horizontal pitch (9 to 16 dots)*1 and vertical pitch (1 to 32 dots) can be set for each row independently
- Different display modes can be set for each row independently

Caption • Text mode/OSD mode 1/OSD mode 2 (Quarter size) /Simplified graphic mode

• Ten character sizes*1

Horiz.
$$\times$$
 Vert. = (1 \times 1), (1 \times 2), (2 \times 2), (2 \times 4), (0.5 \times 0.5) (1.5 \times 1), (1.5 \times 2), (3 \times 2), (3 \times 4), (0.75 \times 0.5)

- Shuttering and scrolling on each row
- Simplified Graphic Display
- External OSD clock input enable

Note *1: range depends on display mode: refer to manual for details.

■Data Slicer (closed caption format)

- Closed caption data and XDS data extraction
- NTSC/PAL, and extracted line can be specified

■Bus Cycle Time / Instruction-cycle Time

Bus Cycle Time	Instruction Cycle Time	Clock Divider	System Clock Oscillation	Oscillation Frequency	Voltage
0.424µs	0.848µs	1/2	Internal VCO (Ref: X'tal 32.768kHz)	14.156MHz	4.5V to 5.5V
7.5µs	15.0µs	1/2	Internal RC	800kHz	4.5V to 5.5V
91.55µs	183.1µs	1/1	Crystal	32.768kHz	4.5V to 5.5V
183.1µs	366.2µs	1/2	Crystal	32.768kHz	4.5V to 5.5V

■Ports

• Input / Output Ports : 5 ports (28 terminals)
Data direction programmable in nibble units : 1 port (8 terminals)

(If the N-ch open drain output is selected by option, the corresponding port data can be read in output mode.)

Data direction programmable for each bit individually : 4 ports (20 terminals)

■AD Converter

• 4-channels × 8-bit AD converters

■Serial Interfaces

• IIC-bus compliant serial interface (Multi-master type)

Consists of a single built-in circuit with two I/O channels. The two data lines and two clock lines can be connected internally.

Synchronous 8-bit serial interface

■UART

- Full duplex
- 7/8/9 bit data bits selectable
- 1 stop bit
- Built-in baudrate generator

■PWM Output

• 3 channels × 7-bit PWM

■Timer

• Timer 0: 16-bit timer/counter

With 2-bit prescaler + 8-bit programmable prescaler

Mode 0: Two 8-bit timers with a programmable prescaler

Mode 1: 8-bit timer with a programmable prescaler + 8-bit counter

Mode 2: 16-bit timer with a programmable prescaler

Mode 3: 16-bit counter

The resolution of timer is 1 tCYC.

• Timer 1: 16-bit timer/PWM

Mode 0: Two 8-bit timers

Mode 1: 8-bit timer + 8-bit PWM

Mode 2: 16-bit timer

Mode 3: Variable bit PWM (9 to 16 bits)

In mode 0/1, the resolution of Timer1/PWM is 1 tCYC

In mode 2/3, the resolution is selectable by program; tCYC or 1/2 tCYC

• Base timer

Generate every 500ms overflow for a clock application

(using 32.768kHz crystal oscillation for the base timer clock)

Generate every 976µs, 3.9ms, 15.6ms, 62.5ms overflow

(using 32.768kHz crystal oscillation for the base timer clock)

Clock for the base timer is selectable from 32.768kHz crystal oscillation, system clock or programmable prescaler output of Timer 0

■Remote Control Receiver Circuit (connected to the P73/INT3/T0IN terminal)

- Noise rejection function
- Polarity switching

■Watchdog Timer

External RC circuit is required

Interrupt or system reset is activated when the timer overflows

■ROM Correction Function

Max 128 bytes/2 addresses

■Interrupts

- 18 source 10 vectored interrupts
 - 1. External Interrupt INTO
 - 2. External Interrupt INT1
 - 3. External Interrupt INT2, Timer/counter T0L (Lower 8 bits)
 - 4. External Interrupt INT3, base timer
 - 5. Timer/counter T0H (Upper 8 bits)
 - 6. Timer T1H, T1L
 - 7. SIO0, UART receive
 - 8. Data slicer, UART transmit
 - 9. Vertical synchronous signal interrupt (\overline{VS}) , horizontal line (\overline{HS}) , AD
 - 10. IIC, Port 0
- Interrupt priority control

Three interrupt priorities are supported (low, high and highest) and multi-level nesting is possible.

Low or high priority can be assigned to the interrupts from 3 to 10 listed above.

For the external interrupt INTO and INT1, low or highest priority can be set.

■Sub-routine Stack Level

• A maximum of 128 levels (stack is built in the internal RAM)

■Multiplication/Division Instruction

- 16 bits × 8 bits (7 instruction cycle times)
- 16 bits ÷ 8 bits (7 instruction cycle times)

■3 Oscillation Circuits

- Built-in RC oscillation circuit used for the system clock
- Built-in VCO circuit used for the system clock and OSD
- X'tal oscillation circuit used for base timer, system clock and PLL reference

■Standby Function

• HALT mode

The HALT mode is used to reduce the power dissipation. In this operation mode, the program execution is stopped. This mode can be released by the interrupt request or the system reset.

• HOLD mode

The HOLD mode is used to stop the oscillations; RC (internal), VCO and X'tal oscillations. This mode can be released by the following conditions.

- Pull the reset terminal (RES) to low level.
- Feed the selected level to either P70/INT0 or P71/INT1.
- Input the interrupt condition to Port 0.

■Package

DIP42S(600mil): Lead-free type
QIP48E(14×14): Lead-free type

■Development Tools


• Flash EEPROM: LC86F3G64A

• Emulator: Special ROM monitor tool

(When debugging it, one terminal in the I/O port is used as a pin only for the tool)


Package Dimensions

unit : mm (typ) 3025C




Package Dimensions


unit: mm (typ) 3156A



Pin Assignments




SANYO: DIP42S(600mil) "Lead-free Type"



SANYO: QIP48E(14×14) "Lead-free Type"

System Block Diagram



Pin Description

Pin Description Table

Terminal	I/O	Function Description	Option
V _{SS}	-	Negative power supply	
XT1	I	Input terminal for crystal oscillator	
XT2	0	Output terminal for crystal oscillator	
V _{DD}	-	Positive power supply	
RES	I	Reset terminal	
FILT	0	Filter terminal for PLL	
CVIN	1	Video signal input terminal	
VS	I	Vertical synchronization signal input terminal	
HS	I	Horizontal synchronization signal input terminal	
R	0	Red (R) output terminal of RGB image output	
G	0	Green (G) output terminal of RGB image output	
В	0	Blue (B) output terminal of RGB image output	
1	0	Intensity (I) output terminal of RGB image output	
BL	0	Fast blanking control signal	
Port 0	I/O	Switch TV image signal and caption/OSD image signal •8-bit input/output port,	Pull-up register
P00 to P07	1/0	Input/output can be specified in nibble unit Other functions HOLD release input	provided/not provided Output Format CMOS/Nch-OD
Port 1	1/0	Interrupt input	Output Format
P10 to P17	110	*8-bit input/output port Input/output can be specified in a bit *Other functions P10 SIO0 data output P11 SIO0 data input/bus input/output P12 SIO0 clock input/output P13 PWM1 output P14 PWM2 output/UART transmit P15 PWM3 output/UART receive P16 External OSD clock input P17 Timer1 (PWM) output	CMOS/Nch-OD
Port 6 P60 to P63	I/O	-4-bit input/output port Input/output can be specified for each bit Other functions	
		P60 IIC0 data I/O P61 IIC0 clock output P62 IIC1 data I/O P63 IIC1 clock output	

Continued on next page.

Continued from preceding page.

Terminal	I/O			Fu	ınction Descri	iption				Option
Port 7	I/O	•4-bit input/	4-bit input/output port							
P70		Input or ou	put or output can be specified for each bit							
P71 to P73		•Other func	Other function							
		P70	INT0 in	put/HOLD rel	ease input/					
	Nch-Tr. output for watchdog timer									
		P71 INT1 input/HOLD release input								
		P72 INT2 input/Timer 0 event input								
		P73	INT3 in	put (noise rej	ection filter co	nnected)/				
			Timer 0	event input						
		Interrupt receiver format, vector addresses								
			rising	falling	rising/ falling	H level	L le	vel	vector	
		INT0	enable	enable	disable	enable	enal	ole	03H	
		INT1	enable	enable	disable	enable	enal	ole	0BH	
		INT2	enable	enable	enable	disable	disa	ble	13H	
		INT3	enable	enable	enable	disable	disa	ble	1BH	
Port 8	I/O	•4-bit input/	output port	1						
P84 to P87	1	Input or ou	tput can be	e specified for	each bit					
		•Other func	tion							
		AD conver	ter input po	ort (4 lines)						
NC	-	Unused ter	minal							
		Leave oper	1							

- Output form and existence of pull-up resistor for all ports can be specified for each bit.
- Programmable pull-up resistor is always connected regardless of port option, CMOS or N-ch open drain output in port 1.

• Port status in reset

Terminal	I/O	Pull-up resistor status at selecting pull-up option
Port 0	ļ	Pull-up resistor OFF, ON after reset release
Port 1	ı	Programmable pull-up resistor OFF

Absolute Maximum Ratings at Ta = 25°C, $V_{SS} = 0V$

	Parameter	Symbol	Pins	Conditions			Specific	ation	
	Farameter	Symbol	FIIIS	Conditions	V _{DD} [V]	min	typ	max	unit
	ximum supply age	V _{DD} max	V _{DD}			-0.3		+6.5	
	ut voltage	V _I (1)	• RES, HS, VS, CVIN			-0.3		V _{DD} +0.3	V
Out	tput voltage	V _O (1)	R, G, B, I, BL, FILT			-0.3		V _{DD} +0.3	
Inp	ut/output voltage	V _{IO}	• Ports 0, 1, 6, 7, 8			-0.3		V _{DD} +0.3	
ıt	Peak output current	IOPH(1)	• Ports 0, 1, 7, 8	CMOS output For each pin.		-4			
High level output current		IOPH(2)	R, G, B, I, BL	CMOS output For each pin.		-5			
ontpu	Total output current	ΣΙΟΑΗ(1)	• Ports 0, 1	The total of all pins.		-20			
gh leve		ΣΙΟΑΗ(2)	Ports 7, 8	The total of all pins.		-10			
Ξ		ΣΙΟΑΗ(3)	R, G, B, I, BL	The total of all pins.		-15			
	Peak output current	IOPL(1)	Ports 0, 1, 6, 8	For each pin.				15	mA
rent		IOPL(2)	Port 7	For each pin.				15	
tput cur		IOPL(3)	R, G, B, I, BL	For each pin.				5	
Low level output current	Total output current	ΣIOAL(1)	Ports 0, 1	The total of all pins.				40	
Low		ΣIOAL(2)	Ports 6, 7, 8	The total of all pins.				35	
		ΣIOAL(3)	R, G, B, I, BL	The total of all pins.				15	
Ma	ximum power	Pd max	DIP42S(600mil)	Ta=-10 to +70°C				520	,
diss	sipation		QIP48E(14×14)	1				280	mW
	erating mperature range	Topr				-10		+70	00
	rage nperature range	Tstg				-55		+125	°C

Recommended Operating Range at $Ta = -10^{\circ}C$ to $+70^{\circ}C$, $V_{SS} = 0V$

Parameter	Symbol	Pins	Conditions	r		Spec	ification	
i didiliotoi	Cymbol	1 1110	Conditions	V _{DD} [V]	min	typ	max	unit
Operating	V _{DD} (1)	V _{DD}	$0.844\mu s \leq tCYC \leq 0.852\mu s$		4.5		5.5	
supply voltage range	V _{DD} (2)		4μs ≤ tCYC ≤ 400μs		4.5		5.5	
Hold voltage	VHD	V _{DD}	RAMs and the registers data are kept in HOLD mode.		2.0		5.5	
High level	V _{IH} (1)	Port 0 (Schumitt)	Output disable	4.5 to 5.5	0.6V _{DD}		V _{DD}	
input voltage	V _{IH} (2)	Ports 1,6 (Schumitt CMOS) Port 7 (Schumitt) port input/interrupt HS, VS, RES (Schumitt)	Output disable	4.5 to 5.5	0.75V _{DD}		V _{DD}	
	V _{IH} (3)	Port 70 Watchdog timer input	Output disable	4.5 to 5.5	V _{DD} -0.5		V _{DD}	
	V _{IH} (4)	Port 8 port input	Output disable	4.5 to 5.5	0.7V _{DD}		V_{DD}	V
	V _{IH} (5)	Port 16 (TTL) Port 6 (Schumitt TTL) port input	Output disable	4.5 to 5.5	0.45V _{DD}		V _{DD}	
Low level	V _{IL} (1)	Port 0 (Schumitt)	Output disable	4.5 to 5.5	V _{SS}		0.2V _{DD}	
input voltage	V _{IL} (2)	Ports 1,6 (Schumitt CMOS) Port 7 (Schumitt) port input/interrupt HS, VS, RES (Schumitt)	Output disable	4.5 to 5.5	Vss		0.25V _{DD}	
	V _{IL} (3)	Port 70 Watchdog timer input	Output disable	4.5 to 5.5	VSS		0.6V _{DD}	
	V _{IL} (4)	Port 8 port input	Output disable	4.5 to 5.5	VSS		0.3V _{DD}	
	V _{IL} (5)	Port 16 (TTL) Port 6 (Schumitt TTL) port input	Output disable	4.5 to 5.5	V _{SS}		0.18V _{DD}	
CVIN	VCVIN	CVIN		5.0	1Vp-p -3dB	1Vp-p	1Vp-p +3dB	Vp-p*
Operation	tCYC(1)		All functions operating	4.5 to 5.5	0.844	0.848	0.852	
cycle time	tCYC(2)		AD converter operating OSD and Data slicer are not operating	4.5 to 5.5	0.844		30	μs
	tCYC(3)		OSD, AD converter and Data slicer are not operating	4.5 to 5.5	0.844		400	
Oscillation frequency range	FmRC		Internal RC oscillation	4.5 to 5.5	0.4	0.8	3.0	
External OSD clock input frequency range	FmlCK	P16/OSDCK	DUTY50±5% of external OSD clock	4.5 to 5.5	13	14	15	MHz

^{*} Vp-p: Peak-to-peak voltage

Electrical Characteristics at $Ta = -10^{\circ}C$ to $+70^{\circ}C$, $V_{SS} = 0V$

Parameter	Symbol	Pins	Conditions			Specifica	ation	
Farameter	Symbol	FIIIS	Conditions	V _{DD} [V]	min	typ	max	unit
High level input current	I _{IH} (1)	Ports 0, 1, 6, 7, 8	Output disable Pull-up MOS Tr. OFF VIN=VDD (including the off-leak current of the output Tr.)	4.5 to 5.5			1	
	I _{IH} (2)	• RES • HS, VS	• V _{IN} =V _{DD}	4.5 to 5.5			1	
Low level input current	I _{IL} (1)	Ports 0, 1, 6, 7, 8	Output disable Pull-up MOS Tr. OFF VIN=VSS (including the off-leak current of the output Tr.)	4.5 to 5.5	-1			μΑ
	I _I L(2)	• RES • HS, VS	V _{IN} =V _{SS}	4.5 to 5.5	-1			
High level output voltage	V _{OH} (1)	•CMOS output of ports 0, 1, 71 to 73, 8	I _{OH} =-1.0mA	4.5 to 5.5	V _{DD} -1			
	V _{OH} (2)	R, G, B, I, BL	I _{OH} =-0.1mA	4.5 to 5.5	V _{DD} -0.5			
Low level	V _{OL} (1)	Ports 0, 1, 71 to 73, 8	I _{OL} =10mA	4.5 to 5.5			1.5	
output voltage	V _{OL} (2)	Ports 0, 1, 71 to 73, 8	I _{OL} =1.6mA	4.5 to 5.5			0.4	V
	V _{OL} (3)	• R, G, B, I, BL • Port 6	I _{OL} =3.0mA	4.5 to 5.5			0.4	
	V _{OL} (4)	Port 6	I _{OL} =6.0mA	4.5 to 5.5			0.6	
	V _{OL} (5)	Port 70	I _{OL} =1mA	4.5 to 5.5			0.4	
Pull-up MOS Tr. resistance	Rpu	• Ports 0, 1, 7, 8	V _{OH} =0.9V _{DD}	4.5 to 5.5	13	38	80	kΩ
Bus terminal short circuit resistance (SCL0 to SCL1, SDA0 to SDA1)	RBS	• P60 to P62 • P61 to P63		4.5 to 5.5		130	300	Ω
Hysteresis voltage	VHYS	• Ports 0, 1, 6, 7 • RES • HS, VS	Output disable	4.5 to 5.5		0.1V _{DD}		V
Input clump voltage	VCLMP	CVIN		5.0	2.3	2.5	2.7	
Pin capacitance	СР	All pins	f=1MHz Every other terminals are connected to VSS. Ta=25°C	4.5 to 5.5		10		pF

Serial Input/Output Characteristics at $Ta = -10^{\circ}C$ to $+70^{\circ}C$, $V_{SS} = 0V$

	В	arameter	Symbol	Pins	Conditions			Specifica	tion	
	Р	arameter	Symbol	PINS	Conditions	V _{DD} [V]	min	typ	max	unit
	сk	Cycle	tCKCY(1)	• SCK0 • SCLK0	Refer to figure 4.		2			
	Input clock	Low Level pulse width	tCKL(1)			4.5 to 5.5	1			
Serial clock	ul	High Level pulse width	tCKH(1)				1			tCYC
Serial	ock	Cycle	tCKCY(2)	• SCK0 • SCLK0	 Use pull-up resistor (1kΩ) when Nch open-drain output. 		2			ICYC
	Output clock	Low Level pulse width	tCKL(2)		Refer to figure 4.	4.5 to 5.5		1/2tCKCY		
	ō	High Level pulse width	tCKH(2)					1/2tCKCY		
Serial input	Da	ta set up time	tlCK	SI0	Data set-up to SCK0.Data hold from SCK0.Refer to figure 4.	451.55	0.1			
Serial	Da	ta hold time	tCKI			4.5 to 5.5	0.1			
Serial output	(U	atput delay time sing external cck)	tCKO(1)	SO0	Data hold from SCK0. Use pull-up resistor (1kΩ) when Nch open-drain output.	4.5 to 5.5			7/12tCYC +0.2	μs
Serial	(U:	atput delay time sing internal ock)	tCKO(2)	SO0	Refer to figure 4.	4.5 to 5.5			1/3tCYC +0.2	

IIC Input/Output Conditions at $Ta = -10^{\circ}C$ to $+70^{\circ}C$, $V_{SS} = 0V$

Bookston	0	Stan	dard	High	speed	unit	
Parameter	Symbol	min	max	min	max	unit	
SCL Frequency	fSCL	0	100	0	400	kHz	
BUS free time between stop to start	tBUF	4.7		1.3		μS	
HOLD time of start, restart condition	tHD; STA	4.0		0.6		μS	
L time of SCL	tLOW	4.7		1.3		μS	
H time of SCL	tHIGH	4.0		0.6		μS	
Set-up time of restart condition	tSU; STA	4.7		0.6		μS	
HOLD time of SDA	tHD; DAT	0		0	0.9	μS	
Set-up time of SDA	tSU; DAT	250		100		ns	
Rising time of SDA, SCL	tR		1000	20+0.1Cb	300	ns	
Falling time of SDA, SCL	tF		300	20+0.1Cb	300	ns	
Set-up time of stop condition	tSU; STO	4.0		0.6		μS	

Refer to figure 10

Note 1: Cb: Total capacitance of all BUS (unit: pF)

UART (Full Duplex) Operating Conditions at $Ta = -10^{\circ}C$ to $+70^{\circ}C$, $V_{SS} = 0V$


Deremeter	Parameter Symbol Pin/Remarks Condition				Specif	ication		
Parameter	Symbol	Pin/Remarks	Condition	V _{DD} [V]	min	typ	max	unit
Transfer rate*	UBR(1)	P14, 15	0.844μs ≤ tCYC ≤ 400μs	454-55	40/0		0400/0	40)/0
	UBR(2)			4.5 to 5.5	16/6		8192/6	tCYC

^{*} High speed mode: UBR= $(n+1) \times (8/6)tCYC$ Low speed mode: UBR= $(n+1) \times (32/6)tCYC$ n=1 to 255


Data length :7/8/9 bits(LSB First)

Stop bits :1 bit Parity bits :None

Example of Continuous 8-bit Data Transmission Mode Processing (First Transmit Data = 55H)



Example of Continuous 8-bit Data Reception Mode Processing (First Receive Data = 55H)



Pulse Input Conditions at $Ta = -10^{\circ}C$ to $+70^{\circ}C$, $V_{SS} = 0V$

Parameter	Symbol	Pins	Conditions			Lin	nits	
Farameter	Symbol	FIIIS	Conditions	V _{DD} [V]	min	typ	max	unit
High/low level pulse width	tPIH(1) tPIL(1)	• INT0, INT1 • INT2/T0IN	Interrupt acceptable Timer0-countable	4.5 to 5.5	1			
	tPIH(2) tPIL(2)	INT3/T0IN (1tCYC is selected for noise rejection clock.)	Interrupt acceptable Timer0-countable	4.5 to 5.5	2			
	tPIH(3) tPIL(3)	INT3/T0IN (16tCYC is selected for noise rejection clock.)	Interrupt acceptable Timer0-countable	4.5 to 5.5	32			tCYC
	tPIH(4) tPIL(4)	INT3/T0IN (64tCYC is selected for noise rejection clock.)	Interrupt acceptable Timer0-countable	4.5 to 5.5	128			
	tPIL(5)	RES	Reset acceptable	4.5 to 5.5	200			
	tPIH(6) tPIL(6)	HS, VS	Display position controllable The active edge of HS and VS must be apart at least 1 tCYC. Refer to figure 6.	4.5 to 5.5	3			μs
Rising/falling time	tTHL tTLH	HS	Refer to figure 6.	4.5 to 5.5			500	ns
External OSD clock input	tOSCK	OSDCK (P16)	Refer to figure 7.	4.5 to 5.5	10			ns

AD Converter Characteristics at $Ta = -10^{\circ}C$ to $+70^{\circ}C$, $V_{SS} = 0V$

Doromotor	Cumahaal	Dina	Conditions			Lin	nits	
Parameter	Symbol	Pins	Conditions	V _{DD} [V]	min	typ	max	unit
Resolution	N					8		bit
Absolute precision	ET		(Note 2)				±1.5	LSB
Conversion time	tCAD		ADCR2=0 (Note 3)			16		tCYC
			ADCR2=1 (Note 3)	4.5 to 5.5		32		ICTC
Analog input voltage range	VAIN	AN4 to AN7			V _{SS}		V _{DD}	V
Analog port	IAINH		VAIN=V _{DD}				1	
input current	IAINL		VAIN=V _{SS}		-1			μA

Note 2: Absolute precision does not include quantizing error (1/2LSB).

Note 3: Conversion time is the time till the complete digital conversion value for analog input value is set to a register after the instruction to start conversion is sent.

Sample Current Dissipation Characteristics at $Ta = -10^{\circ}C$ to $+70^{\circ}C$, $V_{SS} = 0V$

The sample current dissipation characteristics is the measurement result of Sanyo provided evaluation board when the recommended circuit parameters shown in the sample oscillation circuit characteristics are used externally.

The currents through the output transistors and the pull-up MOS transistors are ignored.

Parameter	Cumple of	Pins	Conditions		Limits				
Parameter	Symbol	Pins	Conditions	V _{DD} [V]	min	typ	max	unit	
Current dissipation during basic operation (Note 4)	IDDOP(1)	V _{DD}	FmX'tal=32.768kHz X'tal oscillation System clock: VCO VCO for OSD operating Internal RC oscillation stops	4.5 to 5.5		10	24	mA	
, ,	IDDOP(2)		FmX'tal=32.768kHz X'tal oscillation System clock: X'tal (Instruction cycle time: 366.2µs) VCO for system, VCO for OSD, Internal RC oscillation stop Data slicer, AD converters stop	4.5 to 5.5		55	300	μА	
Current dissipation in HALT mode (Note 4)	IDDHALT(1)		HALT mode FmX'tal=32.768kHz X'tal oscillation System clock: VCO VCO for OSD stops Internal RC oscillation stops	4.5 to 5.5		3	9	mA	
	IDDHALT(2)		HALT mode FmX'tal=32.768kHz X'tal oscillation VCO for system stops VCO for OSD stops System clock: Internal RC	4.5 to 5.5		300	1000		
	IDDHALT(3)		•HALT mode •FmX'tal=32.768kHz X'tal oscillation •VCO for system stops •VCO for OSD stops •System clock: X'tal (Instruction cycle time: 366.2μs)	4.5 to 5.5		45	200	μА	
Current dissipation in HOLD mode (Note 4)	IDDHOLD		•HOLD mode •All oscillation stops.	4.5 to 5.5		0.05	20	μΑ	

Note 4: The currents through the output transistors and the pull-up MOS transistors are ignored.

Recommended Oscillation Circuit and Sample Characteristics

The sample oscillation circuit characteristics in the table below is based on the following conditions:

- Recommended circuit parameters are verified by an oscillator manufacturer using a Sanyo provided oscillation evaluation board.
- Sample characteristics are the result of the evaluation with the recommended circuit parameters connected externally.

Recommended oscillation circuit and sample characteristics ($Ta = -10^{\circ}C$ to $+70^{\circ}C$)

Frequenc	Frequency	Manufacturer	Oscillator	Recommended circuit parameters				Operating supply	Oscillation stabilizing time		Notes
				C1	C2	Rf	Rd	voltage range	typ	max	
	32.768kHz	SEIKO EPSON	C-002RX	18pF	18pF	OPEN	390kΩ	4.5 to 5.5V	1.0s	1.5s	

Notes: The oscillation stabilizing time period is the time until the VCO oscillation for the internal system becomes stable after the following conditions. (Refer to Figure 2)

- 1. The V_{DD} becomes higher than the minimum operating voltage after the power is supplied.
- 2. The HOLD mode is released.

The sample oscillation circuit characteristics may differ applications. For further assistance, please contact with oscillator manufacturer with the following notes in your mind.

- Since the oscillation frequency precision is affected by wiring capacity of the application board, etc., adjust the oscillation frequency on the production board.
- The above oscillation frequency and the operating supply voltage range are based on the operating temperature of -10°C to +70°C. For the use with the temperature outside of the range herein, or in the applications requiring high reliability such as car products, please consult with oscillator manufacturer.
- When using the oscillator which is not shown in the sample oscillation circuit characteristics, please consult with Sanyo sales personnel.

Since the oscillation circuit characteristics are affected by the noise or wiring capacity because the circuit is designed with low gain in order to reduce the power dissipation, refer to the following notices.

- The distance between the clock I/O terminal (XT1 terminal XT2 terminal) and external parts should be as short as possible.
- The capacitors' VSS should be allocated close to the microcontroller's GND terminal and be away from other GND.
- The signal lines with rapid state changes or with large current should be allocated away from the oscillation circuit.






Figure 1 Recommended Oscillation Circuit



<Reset Time and Oscillation Stabilizing Time>



<Hold Release Signal and Oscillation Stabilizing Time>

Figure 2 Oscillation Stabilizing Time





Figure 3 Reset Circuit



<AC Timing Measurement Point>




Figure 4 Serial Input/Output Test Condition




Figure 5 Pulse Input Timing Condition -1





Figure 6 Pulse Input Timing Condition - 2



Note: tOSCK must be saving constant

Figure 7 Pulse Input Timing Condition - 3






Figure 8 Recommended Interface Circuit




Output impedance of C-Video before Noise filter should be less then 100Ω .

Figure 9 CVIN Recommended Circuit



Note: Place FILT parts on board as close to the microcontroller as possible. Figure 10 FILT Recommended Circuit



S : start condition
P : stop condition
Sr : restart condition

tsp: spike suppression Standard mode: not exist

High speed mode: less than 50ns

Figure 11 HC Timir

Figure 11 IIC Timing

- Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of November, 2006. Specifications and information herein are subject to change without notice.