	REVISIONS										
LTR	DESCRIPTION	DATE	APPROVED								
J	Add device types 05, 06, 07, 08, and 09. Delete two vendors, CAGE 01295 and 27014. Add margin test. Change to military format. Make parameter changes through drawing.	13 July 1987	walk								
K	Delete one vendor from device Ol, CAGE 34335. Add a footnote to table I. Make editorial changes throughout.	1988 MAY 24	A.d. Lyc								

CURRE	EN'	T (CA	GE	Ξ (20	DI	Ξθ	372	268	3																
REV					Ē																						
PAGE																					L	L			Ц		<u> </u>
REV STAT	US	F	REV		K	K	K	Κ	K	K	J	J	J	K	Κ	J	J	J	J	J	К				Щ		<u> </u>
OF PAGES	•	F	AGE	S	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17			<u>. </u>			_
Defense El Supply Cer Dayton, Oh Original da of drawing:	iter io	onic	В		-	CHI D	Lif ECK	ED S	B);	0 Y	H m	ican			Th all De	nis d	draw part tmei	ing men nt o	is a its a f De OCI RAS	availand Afense fense RCUI EABL	Agen	for icies	use s of	the	MOS,	, 2K	
02 Feb		y 19	979		İ	SIZ	_	C	0 DE	45			NC).	D	wg	N	ο.		7	'8	0	22				
AMSC N/A					Γ	RE	,		K							1	PAG	E	1		0	F	1	7			
												7	<u> </u>											5	962-	E79	13

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.


DESC FORM 193

MAY 86

1. SCOPE

1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part number. The complete part number shall be as shown in the following example:



1.2.1 Device types. The device types shall identify the circuit function as follows:

Device type	Generic number	Circuit function	Access time
01	(see 6.4)	2Kx8-Bit UV EPROM	450 ns
02	(see 6.4)	2Kx8-Bit UV EPROM	450 ns
03	(see 6.4)	2Kx8-Bit UV EPROM	350 ns
04	(see 6.4)	2Kx8-Bit UV EPROM	350 ns
05	(see 6.4)	2Kx8-Bit UV EPROM	150 ns
06	(see 6.4)	2Kx8-Bit UV EPROM	200 ns
07	(see 6.4)	2Kx8-Bit UV EPROM	250 ns
08	(see 6.4)	2Kx8-Bit UV EPROM	300 ns
09	(see 6.4)	2Kx8-Bit UV EPROM	450 ns

1.2.2 <u>Case outline.</u> The case outline shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter

Case outline

J

D-3 (24-pin, 1.290" x .610" x .225"), dual-in-line package $\frac{1}{2}$

1.3 Absolute maximum ratings.

```
-0.3 V dc to +6 V dc \frac{2}{-65} C to +135 C
-65°C to +150°C
Storage temperature range - - - - - - - -
Maximum power dissipation, Pp - - - - - - - Lead temperature (soldering, 10 seconds)- - -
                                                                      635 mW
+300 C
                                                                      (See_MIL-M-38510, appendix C)
Thermal resistance, junction-to-case (θ<sub>JC</sub>)
Junction temperature (T<sub>J</sub>) - - - - - - - All input or output voltages with respect
                                                                      +160°C
  to ground - - - - - - - - -
                                                                      -0.3 V dc to +6 V dc
V<sub>pp</sub> supply voltage with respect to ground during program (device types 01, 02, 03, 04)-
                                                                      -0.3 V dc to +26.5 V dc
V<sub>pp</sub> supply voltage with respect to ground during program (device types 05, 06, 07, 08,
                                                                      -0.3 V dc to +13.5 V dc
   and 09)
```

- 1/ Lid shall be transparent to permit ultraviolet light erasure.
- 2/ All voltages referenced to VSS.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
78022

REVISION LEVEL
K
SHEET 2

DESC FORM 193A SEP 87

1.4 Recommended operating conditions.

Case operating temperature range- - - - - - - Input low voltage, V_{IL}- - - - - - - - - - - - Input high voltage, V_{IH} - - - - - - - - - - - - - - - - - High level program input voltage, V_{IH}(PR), (device types 01, 02, 03, and 04) - - - - - - - High level program input voltage, V_{IH}(PR), (device types 05, 06, 07, 08, and 09) - - - -

-55°C to +125°C -0.1 V dc to +0.8 V dc 2.0 V dc to 6.5 V dc

24 Y dc to 26 Y dc (program method A)

12.0 V dc to 13.3 V dc (program method B)

2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510

- Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by contractors in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.2 Truth table. The truth table shall be as specified on figure 2.
- 3.2.2.1 Unprogrammed or erased devices. The truth table for unprogrammed devices shall be as specified on figure 2.
- 3.2.2.2 <u>Programmed devices</u>. The requirements for supplying programmed devices are not part of this drawing.
 - 3.2.3 Block diagram. The block diagram shall be as specified on figure 3.
 - 3.2.4 Case outline. The case outline shall be in accordance with 1.2.2 herein.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE A REVISION LEVEL K SHEET 3

DESC FORM 193A SEP 87

- 3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.
- 3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.4 herein.
- 3.5 Processing EPROMS. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.
- 3.5.1 Erasure of EPROMS. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.4.
- 3.5.2 Programmability of EPROMS. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.5, 4.6, tables IIIA and IIIB.
- 3.5.3 Verification of erasure or programmability of EPROMS. When specified, devices shall be verified as either programmed to the specified pattern or erased. As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in proper state. Any bit that does not verify to be in the proper state shall constitute a device failure and shall be removed from the lot.
- 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.4. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section $\frac{4}{1}$ of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition C or D using the circuit submitted with the certificate of compliance (see $3.6\,$ herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

STANDARDIZED MILITARY DRAWING	SIZE A	,··	78022				
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVE	- K	SHEET 4			

deray	İ			-	05	Ť		 	150	Ŧ
Address to output delay	TACC	CE = OE = VIL	<u>4</u> /	-	01,02,09	9 <u>1</u> 9,	10, 1	1	450 350	ns
Input capacitance $\frac{3}{}$	CIN	VIN = 0 V TC = +25°C	f = 1 MHz		 A11 		4		7	pF
	ICC				07,08, 09	<u> </u>		-	 	
	Ipp2+	!			05,06,			i	105	
combined	ICC			-		<u> </u>			 	‡
Vpp read, VCC current	Ipp1+	Vpp = 5.5 V;			UZ,U4 		., J			
		 v			09	1	2 3	 	125	mA
(active) <u>2</u> /		!			05,06, 07,08,				100	į
V _{CC} current	I _{CC2}	OE = CE = VIL		<u> </u>		1,	2, 3	1	115	¦ mA
· · · · · · · · · · · · · · · · · · ·		 			07,08, 09	 			40 	<u> </u>
V _{CC} current (standby) 2/	I _{CC1}	CE = VIH	OE = VIL	į	01,03 05,06,	1, <i>i</i>	2, 3	+	30	mA
	<u> </u>	ļ			09	<u> </u>		+-	1	<u> </u>
	I _{PP2}	Vpp = 5.5 V			05,06, 07,08,	1, 2	2, 3	i	5	†
current <u>1</u> / <u>2</u> /		Vpp = 5.5 V	T _C = -55 C				3	 	10	†
V _{pp} read	I _{PP1}	Vpp = 5.5 V	T _C = +25°C,	+125°C	01,03	 1,	, 2		5	 mA
Output leakage current	I ILO	V _{OUT} = 5.5 V 		 	A11	1, 2 	<u>.</u> , 3		10 	μ Α
voltage	 	V _{IL} = 0.8 V, V _{IH}	= 2.0 V					-		
Low level output	I V _{OL}	I _{OL} = 2.1 mA			A11	1, 2	2, 3		0.45	٧
High level output voltage	V _{ОН}	I _{OH} = -400 μA V _{IL} = 0.8 V, V _{IH}	= 2.0 V	į	A11	1, 2	2, 3	2.4	-	V
Test	Symbol 	$I_{C} = -55^{\circ}C$ to	erwise spect +125°C, GNI V, V _{PP} = V _{CC}) = 0 Y,	Device type	Subg	roups			

	T	Conditions		Group A	Limit	S
Test	Symbol	Unless otherwise specified, $T_C = -55^{\circ}C$ to +125°C, GND = 0 V, $V_{CC} = 5$ V, $V_{PP} = V_{CC}$	Device type			
CE to output delay	tCE	OE = V _{IL} 4/ See figure 4 	01,02,09 03,04 05 06 07 08	9, 10, 11	45 35 15 20 25 30	0 0 0 0
Output enable to output delay	t _{OE}	CE = V _{IL} 4/ See figure 4	01,02,09 03,04 05,06 07 08	9, 10, 11	15 12 7 10 11	0 5 0
Output enable high to output float	t _{DF}	ICE = V _{IL} 4/ <u>5</u> / See figure 4	01,02, 03,04 05,06, 07,08	9, 10, 11	1 1	1
Address to output hold	t _{OH}	ICE = OE = VIL 4/ See figure 4	A11	9, 10, 11	0	ns

- $\underline{1}/$ V_{CC} must be applied simultaneously or before Vpp and removed simultaneously or after Vpp.
- 2/ Vpp may be connected directly to VCC except during programming. The supply current would then be the sum of I_{CC} and $I_{pp1}.$
- 3/ See 4.3.1c.
- 4/ Output load: 1 TTL gate and C_L = 100 pF; t_r and t_f <20 ns; input pulse levels: 0.45 V to 2.4 V; input timing reference level: 1.0 V and 2.0 V; output timing reference level: 0.8 V and 2.0 V.
- $\underline{5}/$ If not tested, shall be guaranteed to the limits specified in table I.

STANDARDIZED MILITARY DRAWING	size A		78	022	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	- к	SHEET	6

U. S. GOVERNMENT PRINTING OFFICE: 1966-549-904

Device types 01 through 09 Case J 24 V_{CC} A7 [] 23 A8 PIN NAMES A6 2 A₅ 3 22 Ag A0-,A10 Addresses 21 Vpp A4 4 A3 5 20 0E ĊĒ Chip enable A2 6 19 A10 A1 7 ŌĒ IB CE / PGM Output enable 17 07 Ao B 00-07 Outputs 00 9 16 06 0 10 15 05 02 [1] 14 04 Ī3] 0₃ GND 12 FIGURE 1. Terminal connections (top view). TRUTH TABLE (UNPROGRAMMED) 1/ Input Mode Outputs ĈĒ ŌĒ +Vpp +V_{CC} Read L L 5 5 Data Out High Z Н X 5 5 Standby Pulsed Program 25 5 Data In L to H **Program Verify** L 25 5 **Data Out Program Inhibit** Н 5 High Z L 25 Positive logic H ⇒ High logic level L = Low logic level X = Irrelevant High Z = High-impedance state2/ Outputs have internal active pullups. FIGURE 2. Truth table.

SIZE

REVISION LEVEL

DESC FORM 193A SEP 87

STANDARDIZED

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER


DAYTON, OHIO 45444


☆ U.S. GOVERNMENT PRINTING OFFICE: 1987-549-090


SHEET


7

78022









Powered by ICminer.com Electronic-Library Service CopyRight 2003

TABLE II. Electrical test requirements. 1/2/3/4/

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*,2,3,7,8,9, 10,11
Group A test requirements (method 5005)	1,2,3,4,7,8,9, 10,11
Groups C and D end-point electrical parameters (method 5005)	1,2 or 2, 8(+125°C),10

* PDA applies to subgroup 1.
Any or all subgroup may be combined when using a high speed tester.

Subgroup 7 shall consist of verifying the pattern specified.

4/ For all electrical tests, the device shall be programmed to the pattern specified.

c. A data retention stress test shall be included as part of the screening procedure and shall consist of the following steps.

Margin test method A

- Program greater than 95 percent of the bit locations, including the slowest programming cell (see 3.5.2).
- 2. Bake, unbiased, for 12 hours at +200°C.
- 3. Perform a margin test using $Vm = V_{CC} = 6.0 \text{ V}$ at +25°C using loose timing.
- 4. Erase device, then program 45 to 50 percent of the bits to a worst case speed pattern.
- 5. Perform dynamic burn-in (see 4.2a).
- 6. Perform a margin test using Vm = V_{CC} = 6.0 V at +25°C.
- 7. Perform 100 percent electrical testing at +125°C and -55°C. Perform 100 percent ac and dc electricals at +25°C.
- 8. Erase device (see 3.5.1), except devices submitted for groups A, B, C, and D.
- 9. Verify erasure (see 3.5.3).

SIZE **STANDARDIZED** 78022 Α MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER SHEET 12 REVISION LEVEL DAYTON, OHIO 45444

DESC FORM 193A SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE:

Margin test method B

- 1. Program greater than 95 percent of the bit locations, including the slowest programming cell (see 3.5.2). The remaining cells shall provide a worst case speed pattern.
- 2. Bake, unbiased, for 72 hours at +140°C to screen for data retention lifetime.
- 3. Perform a margin test using Vm = +6.0 V at $+25^{\circ}$ C using loose timing (i.e., $t_{ACC} = 1 \mu s$).
- 4. Perform dynamic burn-in (see 4.2a).
- 5. Margin at Vm = 6.0 V.
- 6. Perform electrical tests (see 4.2).
- 7. Erase (see 3.5.1), except devices submitted for groups A, B, C, and D testing.
- 8. Verify erasure (see 3.5.3).
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 ($C_{\rm IN}$ measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance.
 - 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition C or D using the circuit submitted with the certificate of compliance (see $3.6\ herein$).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4 Erasing procedure. The device is erased by exposure to high intensity shortwave ultraviolet light at a wavelength of 253.7 nm. The recommended integrated dose (i.e., UV intensity X exposure time) is 15 W-s/cm². An example of an ultraviolet source which can erase the device in 30 minutes is the model S52 shortwave ultraviolet lamp. The lamp should be used without short wave filters and the EPROM should be placed about one inch from the lamp tubes. After erasure, all bits are in the high state.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

REVISION LEVEL
J
SHEET 13

DESC FORM 193A SEP 87

- 4.5 Programming procedures for method A. The programming characteristics in table IIIA and the following procedures shall be used for programming the device.
 - a. Connect the device in the electrical configuration for programming. The waveforms of figure 5 and programming characteristics of table IIIA shall apply.
 - b. Initially and after each erasure, all bits are in the high "H" state. Information is introduced by selectively programming "L" into the desired bit locations. A programmed "L" can be changed to an "H" by ultraviolet light erasure (see 4.4).
 - c. Programming occurs when V_{pp} is 25.0 ±1.0 V and $\overline{\text{CE}/\text{PGM}}$ is brought to V_{IH} , also $\overline{\text{OE}}$ is at V_{IH} .
- 4.6 Programming procedures for method B. The programming characteristics in table IIIB and the following procedures shall be used for programming the device.
 - a. Connect the device in the electrical configuration for programming. The waveforms of figure 6 and programming characteristics of table IIIB shall apply.
 - b. Initially and after each erasure, all bits are in the high "H" state. Information is introduced by selectively programming "L" into the desired bit locations. A programmed "L" can be changed to an "H" by ultraviolet light erasure (see 4.4).
 - c. Programming occurs when V_{DD} is 12.0 to 13.3 V and $\overline{\text{CE}}/\text{PGM}$ is brought to V_{IH} .
 - 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
 - 6. NOTES
- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
 - 6.2 Replaceability. Replaceability is determined as follows:
 - a. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - b. When a QPL source is established, the part numbered device specified in this drawing will be replaced by the microcircuit identified as part number M38510/2210XBXX.
- 6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.

STANDARDIZED MILITARY DRAWING	SIZE A		7	78022		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	J	SHEET	14	

					Limi	ts	1			
Parameters	Symbol	- -	Test conditions		Min		Unit			
V _{CC} supply current	Icc	T _C = +25°C, V _{IH} = 2.0 V V _{IL} = 0.80 I V _{IH} = 0E =	V _{CC} = 5.0 V, minimum, maximum, 5.0 V ±10%			100	mA			
Vpp read current	Ipp1	 Vpp = 5.5 V	, CE/PGM = V _{IL}			5	l mA			
V _{PP} program current	Ipp2	CE/PGM = VII	4, Vpp = 25 V ±1.0 V		 	30	mA			
Address setup time	t _{AS}	See figure	5		2		μS			
OE setup time	t _{0ES}	Ţ			2		μS			
Data setup time	t _{DS}	 		-	2		μS			
Address hold time	tAH			-	2		 μS 			
OE hold time	[‡] OEH			-	 2 		μS			
Data hold time	t _{DH}	<u> </u>	:		2		μS			
Chip deselect to output float delay	t _{DF}	 		_	 0 	200 	ns			
Output enable to output delay	t _{OE}					200	ns			
Program pulse width	tpW	<u>†</u> 		-	 45 	55	l ms			
Program pulse rise time	tpRT	I			5	100	ns			
Program pulse fall time	tpFT	 			 5 	1 100 	i ns			
CTANDA DDI7E	in.	SIZE					····			
STANDARDIZE MILITARY DRAV		A			78022					
DEFENSE ELECTRONICS SUI			REVISION LEVEL.				SHEET 15			

	T	T		Lim		Ţ
Parameters	Symbol	l Te	est conditions	Min	Max	Unit
V _{CC} supply current	Icc	T _C = +25°C, V V _{IH} = 2.0 V m V _{IL} = 0.80 ma V _{IH} = 0E = 5.	iinimum.		 100 	 mA
Vpp read current	I _{PP1}	Vpp = 5.5 V,	CE/PGM = VIL		5	l mA
Vpp program current	I _{PP2}	CE/PGM = VIH,	Vpp = 25 V ±1.0 V	 	30	mA
Address setup time	tas	See figure 6		2	 	μS
OE setup time	t _{OES}	Ţ		2		μS
Data setup time	tos	<u> </u>		2		μS
Address hold time	t _{AH}	 		2		μS
OE hold time	‡0EH			2		μS
Data hold time	t _{DH}	<u> </u>		2		μS
Chip deselect to output float delay	t _{DFP} 			0	130	ns
Output enable to output delay	t _{0E}	T 			150	ns
Program pulse width	i tpW			.95	1.05	ms
Over program pulse width	t _{OPW}	<u> </u>		 1.95 	55	ms
V _{CC} setup time	tycs	 		2	 	μS
V _{PP} setup time	typs			2	 	 μS
						-
STANDARDIZE		SIZE A		78022	····	
MILITARY DRAW DEFENSE ELECTRONICS SUP		RÉVISION LEVEL	J SHE	ET 10		

 \pm U. S. GOVERNMENT PRINTING OFFICE: 1988--549-904

6.4 Approved sources of supply. Approved sources of supply are listed herein. Additional sources will be added as they become available. The vendors listed herein have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to DESC-ECS.

Military drawing part number	Vendor CAGE number	Vendor similar part <u>1</u> / number	Replacement military specification part number	Programming method
7802201JX	2/ 34 6 49	AM2716/BJA MD2716M/B	M38510/22101BJX M38510/22101BJX	A
7802202JX	2/	MM2716QM/883B		A
7802203JX	2/ <u>2</u> / <u>2</u> /	TAM2716-1DLB SMJ2516-35JM PMJ2516-35JM		A
7802204JX	<u>2</u> /	MM2716-1QM/883B 	l	
7802205JX 7802206JX 7802207JX 7802208JX 7802209JX	34335 34335 34335 34335 34335	AM2716B-15U/BJA AM2716B-200/BJA AM2716B-250/BJA AM2716B-300/BJA AM2716B-450/BJA	 	B B B B B B B B B B

 $[\]frac{1}{}$ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

 $\underline{2}/$ Not available from an approved source of supply.

Vendor CAGE number		
34335	Advanced Micro Devices 901 Thompson Place Sunnyvale, CA 94086	A
34649	Intel Corporation 3065 Bowers Avenue Santa Clara, CA 95051	В

STANDARDIZED MILITARY DRAWING	SIZE A		78022		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	. К	SHEET	17

DESC FORM 193A SEP 87