

**SONY**

# CXK59288P/J -15\*/17/20/25

**32768-word × 9-bit High Speed CMOS Static RAM \* under development**


## Description

The CXK59288P/J is a high speed CMOS static RAM which consists of 32768-word × 9-bit. It operates at 15ns/17ns/20ns/25ns access time from 5V single power supply.

## Features

- High speed, low power consumption :
 

Access time	Power consumption	
(Max.)	(Typ., Cycle=Min.)	
CXK59288P/J-15	15ns	500mW
CXK59288P/J-17	17ns	450mW
CXK59288P/J-20	20ns	400mW
CXK59288P/J-25	25ns	350mW
- Single +5V power supply :
  - 15/17 5V ± 5%
  - 20/25 5V ± 10%
- Fully static memory...No clock or timing strobe required.
- Equal access and cycle time.
- Directly TTL compatible all inputs and outputs.
- Available in 32 pin 300mil DIP, 300mil SOJ package.




## Function

32768-word × 9-bit static RAM

## Structure


Silicon gate CMOS IC

## Block Diagram



## Pin Configuration

(Top View)



## Pin Description

Symbol	Description
A0 to A14	Address input
I/O1 to I/O9	Data input/output
CE1, CE2	Chip enable 1, 2 input
WE	Write enable input
OE	Output enable input
Vcc	+5V power supply
GND	Ground
NC	Non connection

**5**

**Absolute Maximum Ratings**

(Ta = 25°C, GND = 0V)

Item	Symbol	Rating	Unit
Supply voltage	V <sub>CC</sub>	- 0.5* to + 7.0	V
Input voltage	V <sub>IN</sub>	- 0.5* to V <sub>CC</sub> + 0.5	V
Input and output voltage	V <sub>I/O</sub>	- 0.5* to V <sub>CC</sub> + 0.5	V
Allowable power dissipation	P <sub>D</sub>	1.0	W
Operating temperature	T <sub>opr</sub>	0 to + 70	°C
Storage temperature	T <sub>stg</sub>	- 55 to + 150	°C
Soldering temperature • time	T <sub>solder</sub>	260 • 10	°C • sec

\* V<sub>CC</sub>, V<sub>IN</sub>, V<sub>I/O</sub> = - 3.5V Min. for pulse width less than 20ns.**Truth Table**

CE1	CE2	OE	WE	Mode	I/O1 to I/O9	V <sub>CC</sub> Current
H	x	x	x	Not selected	High Z	I <sub>SB1</sub> , I <sub>SB2</sub>
L	L	x	x	Not selected	High Z	I <sub>CC1</sub> , I <sub>CC2</sub>
L	H	H	H	Output disable	High Z	I <sub>CC1</sub> , I <sub>CC2</sub>
L	H	L	H	Read	Data out	I <sub>CC1</sub> , I <sub>CC2</sub>
L	H	x	L	Write	Data in	I <sub>CC1</sub> , I <sub>CC2</sub>

x : "H" or "L"

**DC Recommended Operating Conditions**

(Ta = 0 to + 70°C, GND = 0V)

Item	Symbol	Min.	Typ.	Max.	Unit	
Supply voltage	V <sub>CC</sub>	- 15/17	4.75	5.0	5.25	V
		- 20/25	4.5	5.0	5.5	
Input high voltage	V <sub>IH</sub>	2.2	—	V <sub>CC</sub> + 0.3	V	
Input low voltage	V <sub>IL</sub>	- 0.3*	—	0.8	V	

\* V<sub>IL</sub> = - 3.0V Min. for pulse width less than 20ns.

**Electrical Characteristics**

**• DC and operating characteristics** ( $V_{CC} = 5V \pm 10\%*$ ,  $GND = 0V$ ,  $T_a = 0$  to  $+70^\circ C$ )

Item	Symbol	Test conditions	Min.	Typ.**	Max.	Unit	
Input leakage current	$I_{LI}$	$V_{IN} = GND$ to $V_{CC}$	-1	—	-1	$\mu A$	
Output leakage current	$I_{LO}$	$V_{I/O} = GND$ to $V_{CC}$ , $\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$	-1	—	-1	$\mu A$	
Operating power supply current	$I_{CC1}$	$\overline{CE1} = V_{IL}$ , $V_{IN} = V_{IH}$ or $V_{IL}$ , $I_{OUT} = 0mA$	—	—	—		
Average operating current	$I_{CC2}$	Cycle = Min, Duty = 100%, $I_{OUT} = 0mA$	-15	—	100	140	mA
			-17	—	90	130	
			-20	—	80	120	
			-25	—	70	120	
Standby current	$I_{SB1}$	$\overline{CE1} \geq V_{CC} - 0.2V$ , $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	—	—	1	mA	
	$I_{SB2}$	$\overline{CE1} = V_{IH}$ , $V_{IN} = V_{IH}/V_{IL}$ , Cycle = Min.	—	20	30	mA	
Output high voltage	$V_{OH}$	$I_{OH} = -4.0mA$	2.4	—	—	V	
Output low voltage	$V_{OL}$	$I_{OL} = 8.0mA$	—	—	0.4	V	

\*  $V_{CC} = 5V \pm 5\%$  for CXK59288P/J-15/17

\*\*  $V_{CC} = 5V$ ,  $T_a = 25^\circ C$

**I/O capacitance**

( $T_a = 25^\circ C$ ,  $f = 1MHz$ )

Item	Symbol	Test conditions	Min.	Max.	Unit
Input capacitance	$C_{IN}$	$V_{IN} = 0V$	—	6	pF
I/O capacitance	$C_{I/O}$	$V_{I/O} = 0V$	—	7	pF

**Note)** This parameter is sampled and is not 100% tested.


**AC characteristics**

**• AC test conditions**

( $V_{CC} = 5V \pm 10\%*1$ ,  $T_a = 0$  to  $+70^\circ C$ )

Item	Conditions
Input pulse high level	$V_{IH} = 3.0V$
Input pulse low level	$V_{IL} = 0V$
Input rise time	$t_r = 3ns$
Input fall time	$t_f = 3ns$
Input and output reference level	1.5V
Output load conditions	Fig. 1

**Output Load (1)      Output Load (2)\*3**



\*1  $V_{CC} = 5V \pm 5\%$  for CXK59288P/J-15/17

\*2 including jig capacitance

\*3 for  $t_{LZ1}$ ,  $t_{LZ2}$ ,  $t_{OLZ}$ ,  $t_{HZ1}$ ,  $t_{HZ2}$ ,  $t_{OHZ}$ ,  $t_{OW}$ ,  $t_{WHZ}$

**Fig. 1**

5

### • Read cycle

Item	Symbol	- 15		- 17		- 20		- 25		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read cycle time	t <sub>RC</sub>	15	—	17	—	20	—	25	—	ns
Address access time	t <sub>AA</sub>	—	15	—	17	—	20	—	25	ns
Chip enable access time ( $\overline{CE1}$ )	t <sub>CO1</sub>	—	15	—	17	—	20	—	25	ns
Chip enable access time (CE2)	t <sub>CO2</sub>	—	8	—	9	—	10	—	12	ns
Output enable to output valid	t <sub>OE</sub>	—	8	—	9	—	10	—	12	ns
Output hold from address change	t <sub>OH</sub>	5	—	5	—	5	—	5	—	ns
Chip enable to output in low Z ( $\overline{CE1}$ , CE2)	t <sub>LLZ1*</sub> , t <sub>LLZ2*</sub>	3	—	3	—	3	—	3	—	ns
Output enable to output in low Z ( $\overline{OE}$ )	t <sub>OLZ*</sub> , t <sub>OHZ*</sub>	2	—	2	—	2	—	2	—	ns
Chip disable to output in high Z ( $\overline{CE1}$ , CE2)	t <sub>HZ2*</sub>	—	8	—	8	—	9	—	10	ns
Output disable to output in high Z ( $\overline{OE}$ )	t <sub>OHZ*</sub>	—	7	—	7	—	8	—	9	ns
Chip enable to power up time ( $\overline{CE1}$ )	t <sub>PL</sub>	0	—	0	—	0	—	0	—	ns
Chip disable to power down time ( $\overline{CE1}$ )	t <sub>PD</sub>	—	15	—	17	—	20	—	25	ns

\* Transition is measured  $\pm 200$ mV from steady voltage with specified loading in Fig. 1-(2).  
This parameter is sampled and is not 100% tested.


### • Write cycle

Item	Symbol	- 15		- 17		- 20		- 25		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write cycle time	t <sub>WC</sub>	15	—	17	—	20	—	25	—	ns
Address valid to end of write	t <sub>AW</sub>	11	—	12	—	13	—	15	—	ns
Chip enable to end of write	t <sub>CW</sub>	12	—	13	—	14	—	16	—	ns
Data to write time overlap	t <sub>DW</sub>	9	—	10	—	11	—	12	—	ns
Data hold from write time	t <sub>DH</sub>	0	—	0	—	0	—	0	—	ns
Write pulse width	t <sub>WP</sub>	10	—	11	—	13	—	15	—	ns
Address set up time	t <sub>AS</sub>	0	—	0	—	0	—	0	—	ns
Write recovery time ( $\overline{WE}$ )	t <sub>WR</sub>	0	—	0	—	0	—	0	—	ns
Write recovery time ( $\overline{CE1}$ , CE2)	t <sub>WR1</sub>	0	—	0	—	0	—	0	—	ns
Output active from end of write	t <sub>CW*</sub>	3	—	3	—	3	—	3	—	ns
Write to output in high Z	t <sub>WHZ*</sub>	0	8	0	8	0	9	0	10	ns


\* Transition is measured  $\pm 200$ mV from steady voltage with specified loading in Fig. 1-(2).  
This parameter is sampled and is not 100% tested.

**Timing Waveform**


- Read cycle (1) :  $\overline{CE1} = \overline{OE} = V_{IL}$ ,  $CE2 = V_{IH}$ ,  $\overline{WE} = V_{IH}$




- Read cycle (2) :  $\overline{WE} = V_{IH}$




- Write cycle (1) :  $\overline{WE}$  control



• Write cycle (2) :  $\overline{CE1}$  control




• Write cycle (3) :  $\overline{CE2}$  control



\* During I/O pins are in the output state, the data input signals of opposite phase to the output must not be applied.


Package Outline Unit : mm

CXK59288P 32pin DIP (Plastic) 300mil



SONY NAME	DIP-32P-03
EIAJ NAME	*DIP032-P-0300-A
JEDEC CODE	

CXK59288J 32pin SOJ (Plastic) 300mil



SONY NAME	SOJ-32P-02
EIAJ NAME	*SOJ032-P-0300-A
JEDEC CODE	MO-077-AC

5