

6. ELECTRICAL SPECIFICATIONS

6.1 Normal Operation Mode

Corresponding Electrical Specifications

Part Number	V _{DD} = 5.0 V ± 10 %	V _{DD} = 3.0 to 3.6 V
μPD70P3000GC-25-7EA	Electrical specifications specified	Outside guaranteed operating range
μPD70P3000GC-33-7EA	Electrical specifications specified	Electrical specifications specified

6.1.1 When V_{DD} = 5.0 V ± 10 %

Absolute Maximum Ratings (T_A = 25 °C)

Parameter	Symbol	Condition	Ratings	Unit
Supply voltage	V _{DD}	V _{DD} pin	-0.5 to +7.0	V
	CV _{DD}	CV _{DD} pin	-0.5 to +7.0	V
	CV _{SS}	CV _{SS} pin	-0.5 to +0.5	V
Input voltage	V _{I1}	Except X1 pin, V _{DD} = 5.0 V ± 10 %	-0.5 to V _{DD} + 0.3	V
	V _{I2}	V _{PP} pin in PROM programming mode, V _{DD} = 5.0 V ± 10 %	-0.5 to +13.5	V
Clock input voltage	V _X	X1 pin, V _{DD} = 5.0 V ± 10 %	-0.5 to V _{DD} + 1.0	V
Output current, low	I _{OL}	1 pin	4.0	mA
		Total of all pins	100	mA
Output current, high	I _{OH}	1 pin	-4.0	mA
		Total of all pins	-100	mA
Output voltage	V _O	V _{DD} = 5.0 V ± 10 %	-0.5 to V _{DD} + 0.3	V
Operating ambient temperature	T _A	When operating at 25 MHz	-40 to +85	°C
		When operating at 33 MHz	-20 to +70	°C
Storage temperature	T _{stg}		-65 to +150	°C

Cautions 1. Do not directly connect the output (or I/O) pins of two or more IC products, and do not directly connect them to V_{DD}, V_{CC}, or GND pin. Open-drain pins and open-collector pins may be directly connected to one another however. Moreover, an external circuit that is designed to prevent contention of output can be connected to pins that go into a high-impedance state.

2. Should the absolute maximum rating of even one of the above parameters be exceeded even momentarily, the quality of the product may be degraded. The absolute maximum ratings are, therefore, the values exceeding which the product may be physically damaged. Use the product so that these values are never exceeded.

The normal operating ranges of ratings and conditions in which the quality of the product is guaranteed are specified in the following DC Characteristics and AC Characteristics.

Capacitance (T_A = 25 °C, V_{DD} = V_{SS} = 0 V)


Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C _i	f _c = 1 MHz			15	pF
I/O capacitance	C _{IO}	Pins other than tested pin: 0 V			15	pF
Output capacitance	C _o				15	pF

Operating Conditions

Operation Mode	Internal Operating Clock Frequency (ϕ)	Operating Temperature (T _A)	Supply Voltage (V _{DD})
Direct mode	0 to 25 MHz	-40 to +85 °C	5.0 V ± 10 %
	0 to 33 MHz	-20 to +70 °C	
PLL mode	Self oscillation frequency to 25 MHz	-40 to +85 °C	5.0 V ± 10 %
	Self oscillation frequency to 33 MHz	-20 to +70 °C	

Recommended Oscillation Circuit

(a) Ceramic resonator connection (TDK, Murata Mfg.: $T_A = -40$ to $+85$ °C, Kyocera: $T_A = -20$ to $+80$ °C)




Manufacturer	Part Number	Oscillation Frequency f_{xx} (MHz)	Recommended Circuit Constants		Oscillation Voltage Range		Oscillation Stabilization Time (MAX.) T_{OST} (ms)
			C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)	
TDK Corp.	FCR2.0MC3	2.0	Provided	Provided	4.5	5.5	0.26
	CCR3.2MC3	3.2	Provided	Provided	4.5	5.5	0.62
	FCR5.0MC5	5.0	Provided	Provided	4.5	5.5	0.30
	CCR5.0MC3	5.0	Provided	Provided	4.5	5.5	0.38
	CCR6.6MC3	6.6	Provided	Provided	4.5	5.5	0.32
Kyocera Corp.	KBR-2.0MS	2.0	82	82	4.5	5.5	1.2
	KBR-2.7MS	2.7	68	68	4.5	5.5	0.8
	KBR-3.2MS	3.2	47	47	4.5	5.5	0.3
	KBR-5.0MSA	5.0	33	33	4.5	5.5	0.4
	KBR-6.6MS	6.6	33	33	4.5	5.5	0.2
Murata Mfg. Co., Ltd.	CSA5.00MG	5.0	30	30	4.5	5.5	0.13
	CST5.00MGW	5.0	Provided	Provided	4.5	5.5	0.13
	CSA6.60MTZ	6.6	30	30	4.5	5.5	0.10
	CST6.60MTW	6.6	Provided	Provided	4.5	5.5	0.10

Cautions 1. Connect the oscillation circuit as closely to X2 pin as possible.

2. Do not route any other signal lines in the range indicated by the broken line in the above figure.

3. Thoroughly evaluate the matching between the μPD70P3000 and resonator.

(b) External clock input



Caution Input CMOS level voltage to the X1 pin.

DC Characteristics (T_A = -40 to +85 °C, V_{DD} = 5.0 V ± 10 %, V_{SS} = 0 V): μPD70P3000GC-25
(T_A = -20 to +70 °C, V_{DD} = 5.0 V ± 10 %, V_{SS} = 0 V): μPD70P3000GC-33

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	
Input voltage, high	V _{IH}	Except X1 and Note 1	2.2		V _{DD}	V	
		Note 1	0.8 V _{DD}		V _{DD}	V	
Input voltage, low	V _{IL}	Except X1 and Note 1	0		+0.8	V	
		Note 1	0		0.2 V _{DD}	V	
X1 clock input voltage, high	V _{XH}	Direct mode	0.8 V _{DD}		V _{DD}	V	
		PLL mode	0.8 V _{DD}		V _{DD}	V	
X1 clock input voltage, low	V _{XL}	Direct mode	0		0.6	V	
		PLL mode	0		0.6	V	
Schmitt trigger input threshold voltage	V _{T+}	Note 1 , rising		3.0		V	
	V _{T-}	Note 1 , falling		2.0		V	
Schmitt trigger input hysteresis width	V _{T+} - V _{T-}	Note 1	0.5			V	
Output voltage, high	V _{OH}	I _{OH} = -2.5 mA	0.7 V _{DD}			V	
		I _{OH} = -100 μA	V _{DD} - 0.4			V	
Output voltage, low	V _{OL}	I _{OL} = 2.5 mA			0.45	V	
Input leakage current, high	I _{LIH}	V _I = V _{DD}			10	μA	
Input leakage current, low	I _{LIL}	V _I = 0 V			-10	μA	
Output leakage current, high	I _{LOH}	V _O = V _{DD}			10	μA	
Output leakage current, low	I _{LOL}	V _O = 0 V			-10	μA	
Supply current	Operating	I _{DD1}	Direct mode		1.6 × φ + 14	2.5 × φ + 15	mA
			PLL mode		1.7 × φ + 16	2.7 × φ + 18	mA
	In HALT mode	I _{DD2}	Direct mode		0.5 × φ + 3	0.7 × φ + 10	mA
			PLL mode		0.6 × φ + 5	0.9 × φ + 13	mA
	In IDLE mode	I _{DD3}	Direct mode		8 × φ + 300	10 × φ + 500	μA
			PLL mode		0.1 × φ + 2	0.2 × φ + 3	mA
	In STOP mode	I _{DD4}	Note 2		1	50	μA
			Note 3			200	μA

- Notes**
- RESET, P02/TCLR1, P03/TI1, P04/INTP10 through P07/INTP13, P20/NMI, P21/INTP00 through P24/INTP03, P26, P27, P31/SI, P32/SCK, P36, P37, MODE0, MODE1, CKSEL
 - When operating at 25 MHz: -40 °C ≤ T_A ≤ +50 °C
 When operating at 33 MHz: -20 °C ≤ T_A ≤ +50 °C
 - When operating at 25 MHz: 50 °C < T_A ≤ 85 °C
 When operating at 33 MHz: 50 °C < T_A ≤ 70 °C


- Remarks**
- TYP. value is a value for your reference at T_A = 25 °C and V_{DD} = 5.0 V.
 - φ: Internal operating clock frequency

Data Retention Characteristics (T_A = -40 to +85 °C): μPD70P3000GC-25
(T_A = -20 to +70 °C): μPD70P3000GC-33

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Data hold voltage	V _{DDDR}	STOP mode	1.5		5.5	V
Data hold current	I _{DDDR}	V _{DD} = V _{DDDR} Note 1		0.2 V _{DDDR}	50	μA
		Note 2		0.2 V _{DDDR}	200	μA
Supply voltage rise time	t _{RVD}		200			μs
Supply voltage fall time	t _{FVD}		200			μs
Supply voltage hold time (vs. STOP mode setting)	t _{HVD}		0			ms
STOP mode release signal input time	t _{DREL}		0			ns
Data hold input voltage, high	V _{IHDR}	Note 3	0.9 V _{DDDR}		V _{DDDR}	V
Data hold input voltage, low	V _{ILDR}	Note 3	0		0.1 V _{DDDR}	V

- Notes**
- When operating at 25 MHz: -40 °C ≤ T_A ≤ +50 °C
 When operating at 33 MHz: -20 °C ≤ T_A ≤ +50 °C
 - When operating at 25 MHz: 50 °C < T_A ≤ 85 °C
 When operating at 33 MHz: 50 °C < T_A ≤ 70 °C
 - RESET, P02/TCLR1, P03/TI1, P04/INTP10 through P07/INTP13, P20/NMI, P21/INTP00 through P24/INT03, P26, P27, P31/SI, P32/SCK, P36, P37, MODE0, MODE1, CKSEL, X1


Remark TYP. value is a value for your reference at T_A = 25 °C and V_{DD} = 5.0 V.




AC Characteristics ($T_A = -40$ to $+85$ °C, $V_{DD} = 5.0$ V \pm 10 %, $V_{SS} = 0$ V): μPD70P3000GC-25
 ($T_A = -20$ to $+70$ °C, $V_{DD} = 5.0$ V \pm 10 %, $V_{SS} = 0$ V): μPD70P3000GC-33

AC test input wave


- (a) RESET, P02/TCLR1, P03/TI1, P04/INTP10 through P07/INTP13, P20/NMI, P21/INTP00 through P24/INTP03, P26, P27, P31/SI, P32/SCK, P36, P37, MODE0, MODE1, CKSEL, X1




- (b) Other than (a)



AC test output test point



Load condition




Caution If the load capacitance exceeds 50 pF due to the circuit configuration, decrease the load capacitance of this device to less than 50 pF by using a buffer.

(1) Clock timing

Parameter	Symbol	Condition	μPD70P3000-25		μPD70P3000-33		Unit	
			MIN.	MAX.	MIN.	MAX.		
X1 input cycle	<1>	t _{CYX}	Direct mode	20	DC	15	DC	ns
			PLL mode	200	315	150	334	ns
X1 input width, high	<2>	t _{WXH}	Direct mode	7		6		ns
			PLL mode	80		60		ns
X1 input width, low	<3>	t _{WXL}	Direct mode	7		6		ns
			PLL mode	80		60		ns
X1 input rise time	<4>	t _{XR}	Direct mode		7		7	ns
			PLL mode		15		10	ns
X1 input fall time	<5>	t _{XF}	Direct mode		7		7	ns
			PLL mode		15		10	ns
CPU operating frequency	—	φ	0	25	0	33	MHz	
CLKOUT output cycle	<6>	t _{CYK}	40	DC	30	DC	ns	
CLKOUT width, high	<7>	t _{WKH}	0.5 T - 5		0.5 T - 5		ns	
CLKOUT width, low	<8>	t _{WKL}	0.5 T - 5		0.5 T - 5		ns	
CLKOUT rise time	<9>	t _{XR}		5		5	ns	
CLKOUT fall time	<10>	t _{XF}		5		5	ns	
X1 ↓→ CLKOUT delay time	<11>	t _{DXK}	Direct mode	3	17	3	17	ns

Remark T = t_{CYK}


Parameter	Symbol	Condition	μPD70P3000-25	μPD70P3000-33	Unit
			TYP.	TYP.	
Self oscillation frequency	—	φ _P	2.8	2.8	MHz



(2) Input waveform


(a) RESET, P02/TCLR1, P03/TI1, P04/INTP10 through P07/INTP13, P20/NMI, P21/INTP00 through P24/INTP03, P26, P27, P31/SI, P32/SCK, P36, P37, MODE0, MODE1, CKSEL, X1

Parameter	Symbol	Condition	μPD70P3000-25		μPD70P3000-33		Unit
			MIN.	MAX.	MIN.	MAX.	
Input rise time	<12> t_{IR2}			20		20	ns
Input fall time	<13> t_{IF2}			20		20	ns




(b) Other than (a)

Parameter	Symbol	Condition	μPD70P3000-25		μPD70P3000-33		Unit
			MIN.	MAX.	MIN.	MAX.	
Input rise time	<14> t_{IR1}			10		10	ns
Input fall time	<15> t_{IF1}			10		10	ns



(3) Output waveform (other than CLKOUT)


Parameter	Symbol	Condition	μPD70P3000-25		μPD70P3000-33		Unit
			MIN.	MAX.	MIN.	MAX.	
Output rise time	<16> t_{OR}			10		10	ns
Output fall time	<17> t_{OF}			10		10	ns



(4) Reset timing

Parameter	Symbol	Condition	μPD70P3000-25		μPD70P3000-33		Unit
			MIN.	MAX.	MIN.	MAX.	
RESET width, high	<18> t_{WRSH}		500		500		ns
RESET width, low	<19> t_{WRSL}	On power application, or on releasing STOP mode	$500 + T_{OST}$		$500 + T_{OST}$		ns
		Except on power application, or except on releasing STOP mode	500		500		ns

Remark T_{OST} : oscillation stabilization time



(5) Read timing (1/2)

Parameter	Symbol	Condition	μPD70P3000-25		μPD70P3000-33		Unit
			MIN.	MAX.	MIN.	MAX.	
CLKOUT ↑→ address delay time	<20> t _{DKA}		3	20	3	20	ns
CLKOUT ↑→ address float delay time	<21> t _{FKA}		3	15	3	15	ns
CLKOUT ↓→ ASTB delay time	<22> t _{DKST}		3	15	3	15	ns
CLKOUT ↓→ DSTB delay time	<23> t _{DKD}		3	15	3	15	ns
CLKOUT ↑→ status delay time	<24> t _{DKS}		3	15	3	15	ns
Data input setup time (vs. CLKOUT ↑)	<25> t _{SIDK}		5		5		ns
Data input hold time (vs. CLKOUT ↑)	<26> t _{HKID}		5		5		ns
WAIT setup time (vs. CLKOUT ↓)	<27> t _{SWTK}		5		5		ns
WAIT hold time (vs. CLKOUT ↓)	<28> t _{HKWT}		5		5		ns
Address hold time (vs. CLKOUT ↑)	<29> t _{HKA}		0		0		ns
Address setup time (vs. ASTB ↓)	<30> t _{SAST}		0.5 T - 10		0.5 T - 10		ns
Address hold time (vs. ASTB ↓)	<31> t _{HSTA}		0.5 T - 10		0.5 T - 10		ns
DSTB ↓→ address float delay time	<32> t _{FDA}			0		0	ns
Data input setup time (vs. address)	<33> t _{SAID}			(2 + n) T - 20		(2 + n) T - 20	ns
Data input setup time (vs. DSTB ↓)	<34> t _{SDID}			(1 + n) T - 20		(1 + n) T - 20	ns
ASTB ↓→ DSTB ↓ delay time	<35> t _{DSTD}		0.5 T - 10		0.5 T - 10		ns
Data input hold time (vs. DSTB ↑)	<36> t _{HDID}		0		0		ns
DSTB ↑→ address output delay time	<37> t _{DDA}		(1 + i) T		(1 + i) T		ns
DSTB ↑→ ASTB ↑ delay time	<38> t _{DDSTH}		0.5 T - 10		0.5 T - 10		ns
DSTB ↑→ ASTB ↓ delay time	<39> t _{DDSTL}		(1.5 + i) T - 10		(1.5 + i) T - 10		ns
Status setup time (vs. ASTB ↓)	<40> t _{SSST}		0.5 T - 10		0.5 T - 10		ns
Status hold time (vs. ASTB ↑)	<41> t _{HSTS}		0.5 T - 10		0.5 T - 10		ns
DSTB width, low	<42> t _{WDL}		(1 + n) T - 10		(1 + n) T - 10		ns
ASTB width, high	<43> t _{WSTH}		T - 10		T - 10		ns
WAIT setup time (vs. address)	<44> t _{SAWT1}	n ≥ 1		1.5 T - 20		1.5 T - 20	ns
	<45> t _{SAWT2}			(1.5 + n) T - 20		(1.5 + n) T - 20	ns
WAIT hold time (vs. address)	<46> t _{HAWT1}	n ≥ 1	(0.5 + n) T		(0.5 + n) T		ns
	<47> t _{HAWT2}		(1.5 + n) T		(1.5 + n) T		ns
WAIT setup time (vs. ASTB ↓)	<48> t _{SSTWT1}	n ≥ 1		T - 15		T - 15	ns
	<49> t _{SSTWT2}			(1 + n) T - 15		(1 + n) T - 15	ns
WAIT hold time (vs. ASTB ↓)	<50> t _{HSTWT1}	n ≥ 1	nT		nT		ns
	<51> t _{HSTWT2}		(1 + n) T		(1 + n) T		ns


Remarks 1. T = t_{cyk}

2. n indicates the number of wait clocks inserted in the bus cycle. The sampling timing differs when the programmable wait state is inserted.

3. i indicates the number of idle states (0 or 1) to be inserted in the read cycle.

4. Be sure to observe at least one of data input hold times t_{HKID} (<26>) and t_{HDID} (<36>).

(5) Read Timing (2/2): 1 wait



Note R/W (output), UBEN (output), LBEN (output)

Remark The broken line indicates the high-impedance state.


(6) Write timing (1/2)

Parameter	Symbol	Condition	μPD70P3000-25		μPD70P3000-33		Unit
			MIN.	MAX.	MIN.	MAX.	
CLKOUT ↑→ address delay time	<20> tDKA		3	20	3	20	ns
CLKOUT ↓→ ASTB delay time	<22> tDKST		3	15	3	15	ns
CLKOUT ↑→ DSTB delay time	<23> tDKD		3	15	3	15	ns
CLKOUT ↑→ status delay time	<24> tDKS		3	15	3	15	ns
WAIT setup time (vs. CLKOUT ↓)	<27> tSWTK		5		5		ns
WAIT hold time (vs. CLKOUT ↓)	<28> tHKWT		5		5		ns
Address hold time (vs. CLKOUT ↑)	<29> tHKA		0		0		ns
Address setup time (vs. ASTB ↓)	<30> tSAST		0.5 T - 10		0.5 T - 10		ns
Address hold time (vs. ASTB ↓)	<31> tHSTA		0.5 T - 10		0.5 T - 10		ns
ASTB ↓→ DSTB ↓ delay time	<35> tDSTD		0.5 T - 10		0.5 T - 10		ns
DSTB ↑→ ASTB ↑ delay time	<38> tDDSTH		0.5 T - 10		0.5 T - 10		ns
Status setup time (vs. ASTB ↓)	<40> tSSST		0.5 T - 10		0.5 T - 10		ns
Status hold time (vs. ASTB ↑)	<41> tHSTS		0.5 T - 10		0.5 T - 10		ns
DSTB width, low	<42> tWDL		(1 + n) T - 10		(1 + n) T - 10		ns
ASTB width, high	<43> tWSTH		T - 10		T - 10		ns
WAIT setup time (vs. address)	<44> tSAWT1	n ≥ 1		1.5 T - 20	1.5 T - 20		ns
	<45> tSAWT2			(1.5 + n) T - 20	(1.5 + n) T - 20		ns
WAIT hold time (vs. address)	<46> tHAWT1	n ≥ 1	(0.5 + n) T		(0.5 + n) T		ns
	<47> tHAWT2		(1.5 + n) T		(1.5 + n) T		ns
WAIT setup time (vs. ASTB ↓)	<48> tSSTWT1	n ≥ 1		T - 15	T - 15		ns
	<49> tSSTWT2			(1 + n) T - 15	(1 + n) T - 15		ns
WAIT hold time (vs. ASTB ↓)	<50> tHSTWT1	n ≥ 1	nT		nT		ns
	<51> tHSTWT2		(1 + n) T		(1 + n) T		ns
CLKOUT ↑→ data output delay time	<52> tDKOD			20		20	ns
DSTB ↓→ data output delay time	<53> tDDOD			10		10	ns
Data output hold time (vs. CLKOUT ↑)	<54> tHKOD		0		0		ns
Data output setup time (vs. DSTB ↑)	<55> tSODD		(1 + n) T - 15		(1 + n) T - 15		ns
Data output hold time (vs. DSTB ↑)	<56> tHDOD		T - 10		T - 10		ns

Remarks 1. T = t_{cyk}

2. n indicates the number of wait clocks inserted in the bus cycle. The sampling timing differs when the programmable wait state is inserted.

(6) Write timing (2/2): 1 wait



Note R/W (output), UBEN (output), LBEN (output)

Remark The broken line indicates the high-impedance state.


(7) Bus hold timing (1/2)

Parameter	Symbol	Condition	μPD70P3000-25		μPD70P3000-33		Unit
			MIN.	MAX.	MIN.	MAX.	
HLDNRQ setup time (vs. CLKOUT ↓)	<57> t _{SHOK}		5		5		ns
HLDNRQ hold time (vs. CLKOUT ↓)	<58> t _{HKHQ}		5		5		ns
CLKOUT ↑ → HLDNRQ delay time	<59> t _{DKHA}			20		20	ns
HLDNRQ width, high	<60> t _{WHQH}		T + 10		T + 10		ns
HLDNRQ width, low	<61> t _{WHAL}		T - 10		T - 10		ns
★ CLKOUT ↑ → bus float delay time	<62> t _{DKF}			20		20	ns
HLDNRQ ↑ → bus output delay time	<63> t _{DHAC}		-3		-3		ns
HLDNRQ ↓ → HLDNRQ ↓ delay time	<64> t _{DHQHA1}			(2 n + 7.5) T + 20		(2 n + 7.5) T + 20	ns
HLDNRQ ↑ → HLDNRQ ↑ delay time	<65> t _{DHQHA2}		0.5 T	1.5 T + 20	0.5 T	1.5 T + 20	ns

Remarks 1. T = t_{cyk}

2. n indicates the number of wait clocks inserted in the bus cycle. The sampling timing differs when the programmable wait state is inserted.

(7) Bus hold timing (2/2)




Note UBEN (output) and LBEN (output)

Remark The broken line indicates the high-impedance state.

(8) Interrupt timing

Parameter	Symbol		Condition	μPD70P3000-25		μPD70P3000-33		Unit
				MIN.	MAX.	MIN.	MAX.	
NMI width, high	<66>	tWNIH		500		500		ns
NMI width, low	<67>	tWNIL		500		500		ns
INTPn width, high	<68>	tWITH	n = 00, 01, 02, 03, 10, 11, 12, 13	3 T + 10		3 T + 10		ns
INTPn width, low	<69>	tWITL	n = 00, 01, 02, 03, 10, 11, 12, 13	3 T + 10		3 T + 10		ns

Remark T = tcyk



Remark n = 00, 01, 02, 03, 10, 11, 12, 13


(9) CSI timing

(a) Master mode

Parameter	Symbol	Condition	μPD70P3000-25		μPD70P3000-33		Unit
			MIN.	MAX.	MIN.	MAX.	
SCK cycle	<70> t_{CYSK}	Output	160		120		ns
SCK width, high	<71> t_{WSKH}	Output	$0.5 t_{CYSK} - 20$		$0.5 t_{CYSK} - 20$		ns
SCK width, low	<72> t_{WSKL}	Output	$0.5 t_{CYSK} - 20$		$0.5 t_{CYSK} - 20$		ns
SI setup time (vs. SCK ↑)	<73> t_{SSISK}		30		30		ns
SI hold time (vs. SCK ↑)	<74> t_{HSKSI}		0		0		ns
SO output delay time (vs. SCK ↓)	<75> t_{DSKSO}			18		18	ns
SO output hold time (vs. SCK ↑)	<76> t_{HSKSO}		$0.5 t_{CYSK} - 5$		$0.5 t_{CYSK} - 5$		ns

(b) Slave mode

Parameter	Symbol	Condition	μPD70P3000-25		μPD70P3000-33		Unit
			MIN.	MAX.	MIN.	MAX.	
SCK cycle	<70> t_{CYSK}	Input	160		120		ns
SCK width, high	<71> t_{WSKH}	Input	50		30		ns
SCK width, low	<72> t_{WSKL}	Input	50		30		ns
SI setup time (vs. SCK ↑)	<73> t_{SSISK}		10		10		ns
SI hold time (vs. SCK ↑)	<74> t_{HSKSI}		10		10		ns
SO output delay time (vs. SCK ↓)	<75> t_{DSKSO}			30		30	ns
SO output hold time (vs. SCK ↑)	<76> t_{HSKSO}		t_{WSKH}		t_{WSKH}		ns




Remark The broken line indicates the high-impedance state.

(10) RPU timing

Parameter	Symbol	Condition	μPD70P3000-25		μPD70P3000-33		Unit
			MIN.	MAX.	MIN.	MAX.	
TI1 width, high	<77> twTIH		3 T + 10		3 T + 10		ns
TI1 width, low	<78> twTIL		3 T + 10		3 T + 10		ns
TCLR1 width, high	<79> twTCH		3 T + 10		3 T + 10		ns
TCLR1 width, low	<80> twTCL		3 T + 10		3 T + 10		ns

Remark T = t_{cyk}



6.1.2 When V_{DD} = 3.0 to 3.6 V

Absolute Maximum Ratings (T_A = 25 °C)

Parameter	Symbol	Condition	Ratings	Unit
Supply voltage	V _{DD}	V _{DD} pin	-0.5 to +7.0	V
	CV _{DD}	CV _{DD} pin	-0.5 to +7.0	V
	DV _{SS}	CV _{SS} pin	-0.5 to +0.5	V
Input voltage	V _{I1}	Except X1 pin, V _{DD} = 3.0 to 3.6 V	-0.5 to V _{DD} + 0.3	V
	V _{I2}	V _{PP} pin in PROM programming mode, V _{DD} = 3.0 to 3.6 V	-0.5 to +13.5	V
Clock input voltage	V _X	X1 pin, V _{DD} = 3.0 to 3.6 V	-0.5 to V _{DD} + 1.0	V
Output current, low	I _{OL}	1 pin	4.0	mA
		Total of all pins	100	mA
Output current, high	I _{OH}	1 pin	-4.0	mA
		Total of all pins	-100	mA
Output voltage	V _O	V _{DD} = 3.0 to 3.6 V	-0.5 to V _{DD} + 0.3	V
Operating ambient temperature	T _A		-20 to +70	°C
Storage temperature	T _{stg}		-65 to +150	°C

Cautions 1. Do not directly connect the output (or I/O) pins of two or more IC products, and do not directly connect them to V_{DD}, V_{CC}, or GND pin. Open-drain pins and open-collector pins may be directly connected to one another however. Moreover, an external circuit that is designed to prevent contention of output can be connected to pins that go into a high-impedance state.

2. Should the absolute maximum rating of even one of the above parameters be exceeded even momentarily, the quality of the product may be degraded. The absolute maximum ratings are, therefore, the values exceeding which the product may be physically damaged. Use the product so that these values are never exceeded.

The normal operating ranges of ratings and conditions in which the quality of the product is guaranteed are specified in the following DC Characteristics and AC Characteristics.

Capacitance (T_A = 25 °C, V_{DD} = V_{SS} = 0 V)


Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C _I	f _c = 1 MHz			15	pF
I/O capacitance	C _{IO}	Pins other than tested pin: 0 V			15	pF
Output capacitance	C _O				15	pF

Operating Conditions

Operation Mode	Internal Operating Clock Frequency (φ)	Operating Temperature (T _A)	Supply Voltage (V _{DD})
Direct mode	0 to 12 MHz	-20 to +70 °C	3.0 to 3.6 V
PLL mode	Self oscillation frequency to 12 MHz	-20 to +70 °C	3.0 to 3.6 V

Recommended Oscillation Circuit


(a) Ceramic resonator connection (T_A = -40 to + 85 °C)



Manufacturer	Part Number	Oscillation Frequency f _{xx} (MHz)	Recommended Circuit Constants		Oscillation Voltage Range		Oscillation Stabilization Time (MAX.) T _{OST} (ms)
			C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)	
TDK Corp	FCR2.0MC3	2.0	Provided	Provided	3.0	3.6	0.26
	CCR3.2MC3	3.2	Provided	Provided	3.0	3.6	0.62
Murata Mfg. Co., Ltd.	CSA2.00MG	2.0	30	30	2.7	3.6	0.24
	CST2.00MG	2.0	Provided	Provided	2.7	3.6	0.24
	CSA2.70MG	2.7	30	30	2.7	3.6	0.16
	CST2.70MGW	2.7	Provided	Provided	2.7	3.6	0.16
	CSA3.20MG	3.2	30	30	2.7	3.6	0.13
	CST3.20MGW	3.2	Provided	Provided	2.7	3.6	0.13

- Cautions 1. Connect the oscillation circuit as closely to X2 pin as possible.**
- 2. Do not route any other signal lines in the range indicated by the broken line in the above figure.**
- 3. Thoroughly evaluate the matching between the μPD70P3000 and resonator.**

(b) External clock input



External clock

Caution Input CMOS level voltage to the X1 pin.

DC Characteristics (T_A = -20 to +70 °C, V_{DD} = 3.0 to 3.6 V, V_{SS} = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	
Input voltage, high	V _{IH}	Except X1 and Note	0.7 V _{DD}		V _{DD}	V	
		Note	0.8 V _{DD}		V _{DD}	V	
Input voltage, low	V _{IL}	Except X1 and Note	0		0.2 V _{DD}	V	
		Note	0		0.2 V _{DD}	V	
X1 clock input voltage, high	V _{XH}	Direct mode	0.8 V _{DD}		V _{DD}	V	
		PLL mode	0.8 V _{DD}		V _{DD}	V	
X1 clock input voltage, low	V _{XL}	Direct mode	0		0.6	V	
		PLL mode	0		0.6	V	
Schmitt trigger input threshold voltage	V _T ⁺	Note , rising		3.0		V	
	V _T ⁻	Note , falling		2.0		V	
Schmitt trigger input hysteresis width	V _T ⁺ - V _T ⁻	Note	0.5			V	
Output voltage, high	V _{OH}	I _{OH} = -2.5 mA	0.7 V _{DD}			V	
		I _{OH} = -100 μA	V _{DD} - 0.5			V	
Output voltage, low	V _{OL}	I _{OL} = 2.5 mA			0.45	V	
Input leakage current, high	I _{LIH}	V _I = V _{DD}			10	μA	
Input leakage current, low	I _{LIL}	V _I = 0 V			-10	μA	
Output leakage current, high	I _{LOH}	V _O = V _{DD}			10	μA	
Output leakage current, low	I _{LOL}	V _O = 0 V			-10	μA	
Supply current	Operating	I _{DD1}	Direct mode		1.0 × φ + 9.5	1.5 × φ + 10	mA
			PLL mode		1.1 × φ + 11	1.8 × φ + 12	mA
	In HALT mode	I _{DD2}	Direct mode		0.3 × φ + 2	0.5 × φ + 6.5	mA
			PLL mode		0.4 × φ + 3.5	0.6 × φ + 8.5	mA
	In IDLE mode	I _{DD3}	Direct mode		5.3 × φ + 200	6.5 × φ + 325	μA
			PLL mode		0.07 × φ + 1.5	0.15 × φ + 2	mA
	In STOP mode	I _{DD4}	-20 °C ≤ T _A ≤ 50 °C		1	40	μA
			50 °C < T _A ≤ 70 °C			200	μA

Note RESET, P02/TCLR1, P03/TI1, P04/INTP10 through P07/INTP13, P20/NMI, P21/INTP00 through P24/INTP03, P26, P27, P31/SI, P32/SCK, P36, P37, MODE0, MODE1, CKSEL


- Remarks**
1. TYP. value is a value for your reference at T_A = 25 °C and V_{DD} = 3.3 V.
 2. φ : Internal operating clock frequency

Data Retention Characteristics (T_A = -20 to +70 °C)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Data hold voltage	V _{DDDR}	STOP mode	1.5		3.6	V
Data hold current	I _{DDDR}	V _{DD} = V _{DDDR} -20 °C ≤ T _A ≤ +50 °C		0.2 V _{DDDR}	40	μA
		50 °C < T _A ≤ 70 °C		0.2 V _{DDDR}	200	μA
Supply voltage rise time	t _{RV} D		200			μs
Supply voltage fall time	t _{FV} D		200			μs
Supply voltage hold time (vs. STOP mode setting)	t _{HV} D		0			ms
STOP mode release signal input time	t _{DREL}		0			ns
Data hold input voltage, high	V _{IHDR}	Note	0.9 V _{DDDR}		V _{DDDR}	V
Data hold input voltage, low	V _{ILDR}	Note	0		0.1 V _{DDDR}	V

Note RESET, P02/TCLR1, P03/TI1, P04/INTP10 through P07/INTP13, P20/NMI, P21/INTP00 through P24/INT03, P26, P27, P31/SI, P32/SCK, P36, P37, MODE0, MODE1, CKSEL, X1


Remark TYP. value is a value for your reference at T_A = 25 °C and V_{DD} = 3.3 V.




AC Characteristics ($T_A = -20$ to $+70$ °C, $V_{DD} = 3.0$ to 3.6 V, $V_{SS} = 0$ V)

AC test input wave


- (a) RESET, P02/TCLR1, P03/TI1, P04/INTP10 through P07/INTP13, P20/NMI, P21/INTP00 through P24/INTP03, P26, P27, P31/SI, P32/SCK, P36, P37, MODE0, MODE1, CKSEL, X1




- (b) Other than (a)



AC test output test point



Load condition




Caution If the load capacitance exceeds 50 pF due to the circuit configuration, decrease the load capacitance of this device to less than 50 pF by using a buffer.

(1) Clock timing

Parameter	Symbol	Condition	MIN.	MAX.	Unit
X1 input cycle	<1> t_{CYX}	Direct mode	41	DC	ns
		PLL mode	416	500	ns
X1 input width, high	<2> t_{WXH}	Direct mode	7		ns
		PLL mode	170		ns
X1 input width, low	<3> t_{WXL}	Direct mode	7		ns
		PLL mode	170		ns
X1 input rise time	<4> t_{XR}	Direct mode		7	ns
		PLL mode		15	ns
X1 input fall time	<5> t_{XF}	Direct mode		7	ns
		PLL mode		15	ns
CPU operating frequency	— ϕ		0	12	MHz
CLKOUT output cycle	<6> t_{CYK}		82	DC	ns
CLKOUT width, high	<7> t_{WKH}		0.5 T - 15		ns
CLKOUT width, low	<8> t_{WKL}		0.5 T - 15		ns
CLKOUT rise time	<9> t_{XR}			15	ns
CLKOUT fall time	<10> t_{XF}			15	ns
X1 ↓→ CLKOUT delay time	<11> t_{DXK}	Direct mode	3	30	ns

Remark T = t_{CYK}


Parameter	Symbol	Condition	TYP.	Unit
Self-running oscillation frequency	— ϕ_P	PLL mode	2.8	MHz



(2) Input waveform


(a) RESET, P02/TCLR1, P03/TI1, P04/INTP10 through P07/INTP13, P20/NMI, P21/INTP00 through P24/INTP03, P26, P27, P31/SI, P32/SCK, P36, P37, MODE0, MODE1, CKSEL, X1

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Input rise time	<12> t_{IR2}			20	ns
Input fall time	<13> t_{IF2}			20	ns




(b) Other than (a)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Input rise time	<14> t_{IR1}			10	ns
Input fall time	<15> t_{IF1}			10	ns



(3) Output waveform (other than CLKOUT)


Parameter	Symbol	Condition	MIN.	MAX.	Unit
Output rise time	<16> t_{OR}			20	ns
Output fall time	<17> t_{OF}			20	ns



(4) Reset timing

Parameter	Symbol	Condition	MIN.	MAX.	Unit
RESET width, high	<18> t_{WRSH}		500		ns
RESET width, low	<19> t_{WRSL}	On power application, or on releasing STOP mode	500 + T_{OST}		ns
		Except on power application, or except on releasing STOP mode	500		ns

Remark T_{OST} : oscillation stabilization time



[MEMO]


(5) Read timing (1/2)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
CLKOUT ↑→ address delay time	<20> t _{DKA}		3	32	ns
CLKOUT ↑→ address float delay time	<21> t _{FKA}		3	32	ns
CLKOUT ↓→ ASTB delay time	<22> t _{DKST}		3	32	ns
CLKOUT ↓→ DSTB delay time	<23> t _{DKD}		3	32	ns
CLKOUT ↑→ status delay time	<24> t _{DKS}		3	32	ns
Data input setup time (vs. CLKOUT ↑)	<25> t _{SIDK}		5		ns
Data input hold time (vs. CLKOUT ↑)	<26> t _{HKID}		5		ns
WAIT setup time (vs. CLKOUT ↓)	<27> t _{SWTK}		7		ns
WAIT hold time (vs. CLKOUT ↓)	<28> t _{HKWT}		7		ns
Address hold time (vs. CLKOUT ↑)	<29> t _{HKA}		0		ns
Address setup time (vs. ASTB ↓)	<30> t _{SAST}		0.5 T - 25		ns
Address hold time (vs. ASTB ↓)	<31> t _{HSTA}		0.5 T - 25		ns
DSTB ↓→ address float delay time	<32> t _{FDA}			0	ns
Data input setup time (vs. address)	<33> t _{SAID}			(2 + n) T - 45	ns
Data input setup time (vs. DSTB ↓)	<34> t _{SDID}			(1 + n) T - 35	ns
ASTB ↓→ DSTB ↓ delay time	<35> t _{DSTD}		0.5 T - 15		ns
Data input hold time (vs. DSTB ↑)	<36> t _{HDID}		0		ns
DSTB ↑→ address output delay time	<37> t _{DDA}		(1 + i) T		ns
DSTB ↑→ ASTB ↑ delay time	<38> t _{DDSTH}		0.5 T - 15		ns
DSTB ↑→ ASTB ↓ delay time	<39> t _{DDSTL}		(1.5 + i) T - 15		ns
Status setup time (vs. ASTB ↓)	<40> t _{SSST}		0.5 T - 15		ns
Status hold time (vs. ASTB ↑)	<41> t _{HSTS}		0.5 T - 20		ns
DSTB width, low	<42> t _{WDL}		(1 + n) T - 15		ns
ASTB width, high	<43> t _{WSTH}		T - 20		ns
WAIT setup time (vs. address)	<44> t _{SAWT1}	n ≥ 1		1.5 T - 50	ns
	<45> t _{SAWT2}			(1.5 + n) T - 50	ns
WAIT hold time (vs. address)	<46> t _{HAWT1}	n ≥ 1	(0.5 + n) T		ns
	<47> t _{HAWT2}		(1.5 + n) T		ns
WAIT setup time (vs. ASTB ↓)	<48> t _{SSWT1}	n ≥ 1		T - 35	ns
	<49> t _{SSWT2}			(1 + n) T - 35	ns
WAIT hold time (vs. ASTB ↓)	<50> t _{HSTWT1}	n ≥ 1	nT		ns
	<51> t _{HSTWT2}		(1 + n) T		ns

Remarks 1. T = t_{cyk}

2. n indicates the number of wait clocks inserted in the bus cycle. The sampling timing differs when the programmable wait state is inserted.
3. i indicates the number of idle states (0 or 1) to be inserted in the read cycle.
4. Be sure to observe at least one of data input hold times t_{HKID} (<26>) and t_{HDID} (<36>).

(5) Read Timing (2/2): 1 wait



Note R/W (output), UBEN (output), LBEN (output)

Remark The broken line indicates the high-impedance state.


(6) Write timing (1/2)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
CLKOUT ↑→ address delay time	<20> t _{DKA}		3	32	ns
CLKOUT ↓→ ASTB delay time	<22> t _{DKST}		3	32	ns
CLKOUT ↑→ DSTB delay time	<23> t _{DKD}		3	32	ns
CLKOUT ↑→ status delay time	<24> t _{DKS}		3	32	ns
WAIT setup time (vs. CLKOUT ↓)	<27> t _{SWTK}		7		ns
WAIT hold time (vs. CLKOUT ↓)	<28> t _{HKWT}		7		ns
Address hold time (vs. CLKOUT ↑)	<29> t _{HKA}		0		ns
Address setup time (vs. ASTB ↓)	<30> t _{SAST}		0.5 T - 25		ns
Address hold time (vs. ASTB ↓)	<31> t _{HSTA}		0.5 T - 15		ns
ASTB ↓→ DSTB ↓ delay time	<35> t _{DSTD}		0.5 T - 15		ns
DSTB ↑→ ASTB ↑ delay time	<38> t _{DDSTH}		0.5 T - 15		ns
Status setup time (vs. ASTB ↓)	<40> t _{SSST}		0.5 T - 15		ns
Status hold time (vs. ASTB ↑)	<41> t _{HSTS}		0.5 T - 20		ns
DSTB width, low	<42> t _{WDL}		(1 + n) T - 15		ns
ASTB width, high	<43> t _{WSTH}		T - 20		ns
WAIT setup time (vs. address)	<44> t _{SAWT1}	n ≥ 1		1.5 T - 50	ns
	<45> t _{SAWT2}			(1.5 + n) T - 50	ns
WAIT hold time (vs. address)	<46> t _{HAWT1}	n ≥ 1	(0.5 + n) T		ns
	<47> t _{HAWT2}		(1.5 + n) T		ns
WAIT setup time (vs. ASTB ↓)	<48> t _{SSTWT1}	n ≥ 1		T - 35	ns
	<49> t _{SSTWT2}			(1 + n) T - 35	ns
WAIT hold time (vs. ASTB ↓)	<50> t _{HSTWT1}	n ≥ 1	nT		ns
	<51> t _{HSTWT2}		(1 + n) T		ns
CLKOUT ↑→ data output delay time	<52> t _{DKOD}			32	ns
DSTB ↓→ data output delay time	<53> t _{DDOD}			20	ns
Data output hold time (vs. CLKOUT ↑)	<54> t _{HKOD}		0		ns
Data output setup time (vs. DSTB ↑)	<55> t _{SODD}		(1 + n) T - 30		ns
Data output hold time (vs. DSTB ↑)	<56> t _{HDOD}		T - 15		ns

Remarks 1. T = t_{cyk}

2. n indicates the number of wait clocks inserted in the bus cycle. The sampling timing differs when the programmable wait state is inserted.

(6) Write timing (2/2): 1 wait



Note R/W (output), UBEN (output), LBEN (output)

Remark The broken line indicates the high-impedance state.


(7) Bus hold timing (1/2)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
HLD \overline{RQ} setup time (vs. CLKOUT ↓)	<57> t _{SHOK}		7		ns
HLD \overline{RQ} hold time (vs. CLKOUT ↓)	<58> t _{HKHQ}		7		ns
CLKOUT ↑ → HLD \overline{AK} delay time	<59> t _{DKHA}			32	ns
HLD \overline{RQ} width, high	<60> t _{WHQH}		T + 15		ns
HLD \overline{AK} width, low	<61> t _{WHAL}		T - 15		ns
★ CLKOUT ↑ → bus float delay time	<62> t _{DKF}			32	ns
HLD \overline{AK} ↑ → bus output delay time	<63> t _{DHAC}		-5		ns
HLD \overline{RQ} ↓ → HLD \overline{AK} ↓ delay time	<64> t _{DHQHA1}			(2n + 7.5) T + 40	ns
HLD \overline{RQ} ↑ → HLD \overline{AK} ↑ delay time	<65> t _{DHQHA2}		0.5 T	1.5 T + 40	ns

Remarks 1. T = t_{cyk}

- n indicates the number of wait clocks inserted in the bus cycle. The sampling timing differs when the programmable wait state is inserted.

(7) Bus hold timing (2/2)




★ **Note** UBEN (output) and LBEN (output)

★ **Remark** The broken line indicates the high-impedance state.

(8) Interrupt timing

Parameter	Symbol	Condition	MIN.	MAX.	Unit
NMI width, high	<66> t_{WNIH}		500		ns
NMI width, low	<67> t_{WNIL}		500		ns
INTPn width, high	<68> t_{WITH}	n = 00, 01, 02, 03, 10, 11, 12, 13	3 T + 10		ns
INTPn width, low	<69> t_{WITL}	n = 00, 01, 02, 03, 10, 11, 12, 13	3 T + 10		ns

Remark T = t_{cyk}



Remark n = 00, 01, 02, 03, 10, 11, 12, 13


(9) CSI timing

(a) Master mode

Parameter	Symbol	Condition	MIN.	MAX.	Unit
SCK cycle	<70> t_{cysk}	Output	330		ns
SCK width, high	<71> t_{wskh}	Output	$0.5 t_{cysk} - 40$		ns
SCK width, low	<72> t_{wskl}	Output	$0.5 t_{cysk} - 40$		ns
SI setup time (vs. SCK ↑)	<73> t_{ssisk}		60		ns
SI hold time (vs. SCK ↑)	<74> t_{hsksi}		0		ns
SO output delay time (vs. SCK ↓)	<75> t_{dskso}			40	ns
SO output hold time (vs. SCK ↑)	<76> t_{hskso}		$0.5 t_{cysk} - 15$		ns

(b) Slave mode

Parameter	Symbol	Condition	MIN.	MAX.	Unit
SCK cycle	<70> t_{cysk}	Input	330		ns
SCK width, high	<71> t_{wskh}	Input	110		ns
SCK width, low	<72> t_{wskl}	Input	110		ns
SI setup time (vs. SCK ↑)	<73> t_{ssisk}		20		ns
SI hold time (vs. SCK ↑)	<74> t_{hsksi}		20		ns
SO output delay time (vs. SCK ↓)	<75> t_{dskso}			60	ns
SO output hold time (vs. SCK ↑)	<76> t_{hskso}		t_{wskh}		ns




Remark The broken line indicates the high-impedance state.

(10) RPU timing

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Tl1 width, high	<77> tWTIH		3 T + 10		ns
Tl1 width, low	<78> tWTIL		3 T + 10		ns
TCLR1 width, high	<79> tWTCH		3 T + 10		ns
TCLR1 width, low	<80> tWTCL		3 T + 10		ns

Remark T = t_{cyk}



6.2 PROM Programming Mode

DC Programming Characteristics

PROM write mode ($T_A = 25 \pm 5 \text{ }^\circ\text{C}$, $V_{DD} = 6.5 \pm 0.25 \text{ V}$, $V_{PP} = 12.5 \pm 0.3 \text{ V}$)

Parameter	Symbol	Symbol ^{Note}	Condition	MIN.	TYP.	MAX.	Unit
Input voltage, high	V_{IH}	V_{IH}		$0.7 V_{DD}$		V_{DD}	V
Input voltage, low	V_{IL}	V_{IL}		0		$0.3 V_{DD}$	V
Output voltage, high	V_{OH}	V_{OH}	$I_{OH} = -1 \text{ mA}$	$V_{DD} - 1.0$			V
Output voltage, low	V_{OL}	V_{OL}	$I_{OL} = 1.6 \text{ mA}$			0.4	V
Input leakage current	I_{LI}	I_{LI}	$0 \leq V_{IN} \leq V_{DD}$	-10		+10	μA
V_{PP} supply voltage	V_{PP}	V_{PP}		12.2	12.5	12.8	V
V_{DD} supply voltage	V_{DD}	V_{CC}		6.25	6.5	6.75	V
V_{PP} supply current	I_{PP}	I_{PP}	PGM = V_{IL}			50	mA
V_{DD} supply current	I_{DD}	I_{CC}				50	mA

Note Symbol of corresponding μPD27C1001A

PROM read mode ($T_A = 25 \pm 5 \text{ }^\circ\text{C}$, $V_{DD} = 5.0 \pm 0.5 \text{ V}$, $V_{PP} = V_{DD} \pm 0.6 \text{ V}$)

Parameter	Symbol	Symbol ^{Note}	Condition	MIN.	TYP.	MAX.	Unit
Input voltage, high	V_{IH}	V_{IH}		$0.7 V_{DD}$		V_{DD}	V
Input voltage, low	V_{IL}	V_{IL}		0		$0.3 V_{DD}$	V
Output voltage, high	V_{OH1}	V_{OH1}	$I_{OH} = -1 \text{ mA}$	$V_{DD} - 1.0$			V
	V_{OH2}	V_{OH2}	$I_{OH} = -100 \text{ } \mu\text{A}$	$V_{DD} - 0.5$			V
Output voltage, low	V_{OL}	V_{OL}	$I_{OL} = 1.6 \text{ mA}$			0.4	V
Input leakage current	I_{LI}	I_{LI}	$0 \leq V_{IN} \leq V_{DD}$	-10		+10	μA
Output leakage current	I_{LO}	I_{LO}	$0 \leq V_{OUT} \leq V_{DD}$,	-10		+10	μA
			OE = V_{IH}				
V_{PP} supply voltage	V_{PP}	V_{PP}		$V_{DD} - 0.6$	V_{DD}	$V_{DD} + 0.6$	V
V_{DD} supply voltage	V_{DD}	V_{CC}		4.5	5.0	5.5	V
V_{PP} supply current	I_{PP}	I_{PP}	$V_{PP} = V_{DD}$			100	μA
V_{DD} supply current	I_{DD}	I_{CCA1}	CE = V_{IL} , $V_{IN} = V_{IH}$			50	mA

Note Symbol of corresponding μPD27C1001A

AC Programming Characteristics


(1) PROM write mode timing (page program mode)

($T_A = 25 \pm 5 \text{ }^\circ\text{C}$, $V_{DD} = 6.5 \pm 0.25 \text{ V}$, $V_{PP} = 12.5 \pm 0.3 \text{ V}$) (1/2)

Parameter	Symbol	Symbol ^{Note}	Condition	MIN.	TYP.	MAX.	Unit
Address setup time (vs. OE ↓)	<101> tAS	tAS		2			μs
OE setup time	<102> tOES	tOES		2			μs
CE setup time (vs. OE ↓)	<103> tCES	tCES		2			μs
Input data setup time (vs. OE ↓)	<104> tDS	tDS		2			μs
Address hold time (vs. OE ↑)	<105> tAH	tAH		2			μs
	<106> tAHL	tAHL		2			μs
	<107> tAHV	tAHV		0			μs
Input data hold time (vs. OE ↑)	<108> tDH	tDH		2			μs
OE ↑ → data output float delay time	<109> tDF	tDF		0		250	ns
V _{PP} setup time (vs. OE ↓)	<110> tVPS	tVPS		1.0			ms
V _{DD} setup time (vs. OE ↓)	<111> tVDS	tVDS		1.0			ms
Program pulse width	<112> tPW	tPW		0.095	0.1	0.105	ms
OE ↓ → valid data delay time	<113> tOE	tOE				1	μs
OE pulse width in data latch	<114> tLW	tLW		1			μs
PGM setup time	<115> tPGMS	tPGMS		2			μs
CE hold time	<116> tCEH	tCEH		2			μs
OE hold time	<117> tOEH	tOEH		2			μs

Note Symbol of corresponding μPD27C1001A

(1) PROM write mode timing (page program mode) (2/2)



- Notes 1.** D0-D7 (input)
- 2.** D0-D7 (output)


Remark The broken line indicates the high-impedance state.

(2) PROM write mode timing (byte program mode)

($T_A = 25 \pm 5 \text{ }^\circ\text{C}$, $V_{DD} = 6.5 \pm 0.25 \text{ V}$, $V_{PP} = 12.5 \pm 0.3 \text{ V}$)

Parameter	Symbol	Symbol ^{Note}	Condition	MIN.	TYP.	MAX.	Unit
Address setup time (vs. PGM ↓)	<101> t _{AS}	t _{AS}		2			μs
OE setup time	<102> t _{OES}	t _{OES}		2			μs
CE setup time (vs. PGM ↓)	<103> t _{CES}	t _{CES}		2			μs
Input data setup time (vs. PGM ↓)	<104> t _{DS}	t _{DS}		2			μs
Address hold time (vs. OE ↑)	<105> t _{AH}	t _{AH}		2			μs
Input data hold time (vs. PGM ↑)	<108> t _{DH}	t _{DH}		2			μs
OE ↑→ data output float delay time	<109> t _{DF}	t _{DF}		0		250	ns
V _{PP} setup time (vs. PGM ↓)	<110> t _{VPS}	t _{VPS}		1.0			ms
V _{DD} setup time (vs. PGM ↓)	<111> t _{VDS}	t _{VDS}		1.0			ms
Program pulse width	<112> t _{PW}	t _{PW}		0.095	0.1	0.105	ms
OE ↓→ valid data delay time	<113> t _{OE}	t _{OE}				1	μs
OE hold time	<117> t _{OEH}	—		2			μs

Note Symbol of the corresponding μPD27C1001A



Cautions 1. Apply V_{DD} before V_{PP}, and turn off V_{DD} after V_{PP}.

2. Keep V_{PP} to less than +13.5 V including overshoot.


3. If the device is pulled out of the socket while +12.5 V is applied to V_{PP}, the reliability may be degraded.

Remark The broken line indicates the high-impedance state.

(3) PROM read mode timing ($T_A = 25 \pm 5 \text{ }^\circ\text{C}$, $V_{DD} = 5.0 \pm 0.5 \text{ V}$, $V_{PP} = V_{DD} \pm 0.6 \text{ V}$)

Parameter	Symbol	Symbol ^{Note}	Condition	MIN.	TYP.	MAX.	Unit
Address → data output delay time	<118> t_{ACC}	t_{ACC}	$CE = OE = V_{IL}$			1	μs
CE ↓ → data output delay time	<119> t_{CE}	t_{CE}	$OE = V_{IL}$			1	μs
OE ↓ → data output delay time	<120> t_{OE}	t_{OE}	$CE = V_{IL}$			1	μs
OE ↑ → data output float delay time	<109> t_{DF}	t_{DF}	$CE = V_{IL}$	0		60	ns
Address → data hold time	<121> t_{OH}	t_{OH}	$CE = OE = V_{IL}$	0			ns

Note Symbol of the corresponding μPD27C1001A



Notes 1. To read within the range of t_{ACC} (<118>), the delay time of OE input from the falling of CE must be $t_{ACC} - t_{OE}$ (<118> - <120>) max.

2. t_{DF} (<109>) is the time after either OE or CE first reaches V_{IH} .

Remark The broken line indicates the high-impedance state.

(4) PROM programming mode setting timing (T_A = 25 °C, V_{SS} = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
PROM programming mode setup time	<122> t _{SMA}		10			μs

