

Z86233/243

CMOS Z8® 8K ROM

CONSUMER CONTROLLER PROCESSOR

FEATURES

Part	ROM Kbytes	RAM bytes	I/O	Package Information
Z86233	8	237	24	28-pin DIP, SOIC, PLCC
Z86243	8	236	32	40-pin DIP, 44-pin PLCC, 44-pin QFP

- 3.0-to 5.5-Volt Operating Range
- Low-Power Consumption: 40 mW (Typical @5.0V)
- 0°C to +70°C Temperature Range
(-40°C to +105°C Temperature Range Available)
- Three Expanded Register File Control Registers
- Z86C33/C43 Pin and Package Compatible Version
(With Addition of 4K ROM)
- 32 Input/Output Lines (Three with Comparator Inputs)
(Z86243 Only)
- Vectored, Prioritized Interrupts with Programmable Polarity
- Two Comparators
- Two Programmable 8-Bit Counter/Timers, Each with a 6-Bit Programmable Prescaler
- Watch-Dog Timer (WDT)/Power-On Reset (POR)
- On-Chip Oscillator that Accepts a Crystal, Ceramic Resonator, LC, RC, or External Clock Drive
- RAM and ROM Protect
- Clock Free Watch-Dog Timer (WDT) Reset

GENERAL DESCRIPTION

The Z86233/243 Consumer Controller Processor is a member of Zilog's Z8® single-chip microcontroller family featuring enhanced wake-up circuitry, programmable Watch-Dog timers and low-EMI options. The parts provide flexible and efficient growth paths for designers currently using the 4K ROM versions of the consumer controller devices (Z86C30/C40/C33/C43).

Four address spaces, the Program Memory, Register File, Data Memory and Expanded Register File (ERF), support a wide range of memory configurations. Through the ERF, the designer has access to two additional control registers which provide extra peripheral devices, I/O ports, and register addresses.

For applications demanding powerful I/O capabilities, the Z86243 provides 32 pins dedicated to input and output. The Z86233 provides 24 pins dedicated to input and output. These lines are grouped into four ports with eight lines each, and are configurable under software control to provide timing, status signals, or parallel I/O.


With ROM/ROMless selectivity, the Z86243 provides both external memory and pre-programmed ROM, which enables this Z8 microcontroller to be used in high-volume applications, or where code flexibility is required.

Note: All Signals with a preceding front slash, "/", are active Low, e.g., /B/W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:


Connection	Circuit	Device
Power	V_{CC}	V_{DD}
Ground	GND	V_{SS}

GENERAL DESCRIPTION (Continued)



Functional Block Diagram


PIN DESCRIPTION




28-Pin DIP/SOIC/PLCC Pin Identification

Pin #	Symbol	Function	Direction
1-3	P25-P27	Port 2, Pins 5,6,7	In/Output
4-7	P07-P04	Port 0, Pins 4,5,6,7	In/Output
8	V _{cc}	Power Supply	
9	XTAL2	Crystal Oscillator	Output
10	XTAL1	Crystal Oscillator	Input
11-13	P33-P31	Port 3, Pins 1,2,3	Fixed Input
14-15	P35-P34	Port 3, Pins 4,5	Fixed Output
16	P37	Port 3, Pin 7	Fixed Output
17	P36	Port 3, Pin 6	Fixed Output
18	P30	Port 3, Pin 0	Fixed Input
19-21	P02-P00	Port 0, Pins 0,1,2	In/Output
22	GND	Ground	
23	P03	Port 0, Pins 3	In/Output
24-28	P24-P20	Port 2, Pins 0,1,2,3,4	In/Output


28-Pin DIP Pin Configuration



28-Pin SOIC Pin Configuration




28-Pin PLCC Pin Configuration


PIN DESCRIPTION (Continued)

40-Pin DIP Pin Configuration
40-Pin DIP Pin Configuration

Pin #	Symbol	Function	Direction
1	R/W	Read/Write	Output
2-4	P25-P27	Port 2, Pins 5, 6, 7	In/Output
5-7	P04-P06	Port 0, Pins 4, 5, 6	In/Output
8-9	P14-P15	Port 1, Pins 4, 5	In/Output
10	P07	Port 0, Pin 7	In/Output
11	V _{cc}	Power Supply	
12-13	P16-P17	Port 1, Pins 6, 7	In/Output
14	XTAL2	Crystal Oscillator	Output
15	XTAL1	Crystal Oscillator	Input
16-18	P31-P33	Port 3, Pins 1, 2, 3	Input
19	P34	Port 3, Pin 4	Output
20	/AS	Address Strobe	Output
21	/RESET	Reset	Input

Pin #	Symbol	Function	Direction
22	P35	Port 3, Pin 5	Output
23	P37	Port 3, Pin 7	Output
24	P36	Port 3, Pin 6	Output
25	P30	Port 3, Pin 0	Input
26-27	P00-P01	Port 0, Pins 0,1	In/Output
28-29	P10-P11	Port 1, Pins 0,1	In/Output
30	P02	Port 0, Pin 2	In/Output
31	GND	Ground	
32-33	P12-P13	Port 1, Pins 2, 3	In/Output
34	P03	Port 0, Pin 3	In/Output
35-39	P20-P24	Port 2, Pins 0,1,2,3,4	In/Output
40	/DS	Data Strobe	Output


44-Pin PLCC Pin Configuration
44-Pin PLCC Pin Identification

Pin #	Symbol	Function	Direction	Pin #	Symbol	Function	Direction
1	GND	Ground		27	XTAL2	Crystal Oscillator	Output
2	GND	Ground		28	XTAL1	Crystal Oscillator	Input
3-4	P12-P13	Port 1, Pins 2,3	In/Output	29-31	P31-P33	Port 3, Pins 1,2,3	Input
5	P03	Port 0, Pin 3	In/Output	32	P34	Port 3, Pin 4	Output
6-10	P20-P24	Port 2, Pins 0,1,2,3,4	In/Output	33	/AS	Address Strobe	Output
11	/DS	Data Strobe	Output	34	R//RL	ROM/ROMless select	Input
12	N/C	Not Connected		35	/RESET	Reset	Input
13	R//W	Read/Write	Output	36	P35	Port 3, Pin 5	Output
14-16	P25-P27	Port 2, Pins 5,6,7	In/Output	37	P37	Port 3, Pin 7	Output
17-19	P04-P06	Port 0, Pins 4,5,6	In/Output	38	P36	Port 3, Pin 6	Output
20-21	P14-P15	Port 1, Pins 4,5	In/Output	39	P30	Port 3, Pin 0	Input
22	P07	Port 0, Pin 7	In/Output	40-41	P00-P01	Port 0, Pins 0,1	In/Output
23	V _{cc}	Power Supply		42-43	P10-P11	Port 1, Pins 0,1	In/Output
24	V _{cc}	Power Supply		44	P02	Port 0, Pin 2	In/Output
25-26	P16-P17	Port 1, Pins 6,7	In/Output				

PIN DESCRIPTION (Continued)

44-Pin QFP Pin Configuration
44-Pin QFP Pin Identification

Pin #	Symbol	Function	Direction	Pin #	Symbol	Function	Direction
1-2	P05-P06	Port 0, Pins 5,6	In/Output	21	P36	Port 3, Pin 6	Output
3-4	P14-P05	Port 1, Pins 4,5	In/Output	22	P30	Port 3, Pin 0	Input
5	P07	Port 0, Pin 7	In/Output	23-24	P00-P01	Port 0, Pin 0,1	In/Output
6-7	V _{cc}	Power Supply		25-26	P10-P11	Port 1, Pins 0,1	In/Output
8-9	P16-P17	Port 1, Pins 6,7	In/Output	27	P02	Port 0, Pin 2	In/Output
10	XTAL2	Crystal Oscillator	Output	28	GND	Ground	
11	XTAL1	Crystal Oscillator	Input	29	GND	Ground	
12-14	P31-P33	Port 3, Pins 1,2,3	Input	30-31	P12-P13	Port 1, Pins 2,3	In/Output
15	P34	Port 3, Pin 4	Output	32	P03	Port 0, Pin 3	In/Output
16	/AS	Address Strobe	Output	33-37	P20-24	Port 2, Pins 0,1,2,3,4	In/Output
17	R//RL	ROM/ROMless select	Input	38	/DS	Data Strobe	Output
18	/RESET	Reset	Input	39	N/C	Not Connected	
19	P35	Port 3, Pin 5	Output	40	R//W	Read/Write	Output
20	P37	Port 3, Pin 7	Output	41-43	P25-P27	Port 2, Pins 5,6,7	In/Output
				44	P04	Port 0, Pin 4	In/Output

ABSOLUTE MAXIMUM RATINGS

Parameter	Min	Max	Units
Ambient Temperature under Bias	-40	+105	C
Storage Temperature	-65	+150	C
Voltage on any Pin with Respect to V_{SS} [Note 1]	-0.6	+7	V
Voltage on V_{DD} Pin with Respect to V_{SS}	-0.3	+7	V
Voltage on XTAL1 and /RESET Pins with Respect to V_{SS} [Note 2]	-0.6	$V_{DD}+1$	V
Total Power Dissipation		1.21	W
Maximum Allowable Current out of V_{SS}		220	mA
Maximum Allowable Current into V_{DD}		180	mA
Maximum Allowable Current into an Input Pin [Note 3]	-600	+600	μ A
Maximum Allowable Current into an Open-Drain Pin [Note 4]	-600	+600	μ A
Maximum Allowable Output Current Sunked by Any I/O Pin		25	mA
Maximum Allowable Output Current Sourced by Any I/O Pin		25	mA

Notes:

- [1] This applies to all pins except XTAL pins and where otherwise noted.
 [2] There is no input protection diode from pin to V_{DD} .
 [3] This excludes XTAL pins.
 [4] Device pin is not at an output Low state.

Notice:


Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period may affect device reliability.

Total power dissipation should not exceed 1.21 W for the package. Power dissipation is calculated as follows:

$$\text{Total Power Dissipation} = V_{DD} \times [I_{DD} - (\text{sum of } I_{OH})] \\ + \text{sum of } [(V_{DD} - V_{OH}) \times I_{OH}] \\ + \text{sum of } (V_{OL} \times I_{OL})$$

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to Ground. Positive current flows into the referenced pin (Test Load).



Test Load Diagram

CAPACITANCE

$T_A = 25^\circ\text{C}$, $V_{CC} = \text{GND} = 0\text{V}$, $f = 1.0 \text{ MHz}$; unmeasured pins returned to GND.

Parameter	Min	Max
Input capacitance	0	12 pF
Output capacitance	0	12 pF
I/O capacitance	0	12 pF

DC ELECTRICAL CHARACTERISTICS

Sym	Parameter	V _{CC} Note[3]	T _a = 0°C to +70°C		T _a = -40°C to +105°C		Typical [1] @25°C	Units	Conditions	Notes
			Min	Max	Min	Max				
V _{CH}	Clock Input High Voltage	30V	0.7V _{CC}	V _{CC} +0.3	0.7V _{CC}	V _{CC} +0.3	1.8	V	Driven by External Clock Generator	
		55V	0.7V _{CC}	V _{CC} +0.3	0.7V _{CC}	V _{CC} +0.3	2.6	V	Driven by External Clock Generator	
V _{CL}	Clock Input Low Voltage	30V	GND-0.3	0.2V _{CC}	GND-0.3	0.2V _{CC}	1.2	V	Driven by External Clock Generator	
		55V	GND-0.3	0.2V _{CC}	GND-0.3	0.2V _{CC}	2.1	V	Driven by External Clock Generator	
V _H	Input High Voltage	30V	0.7V _{CC}	V _{CC} +0.3	0.7V _{CC}	V _{CC} +0.3	1.8	V		
		55V	0.7V _{CC}	V _{CC} +0.3	0.7V _{CC}	V _{CC} +0.3	2.6	V		
V _L	Input Low Voltage	30V	GND-0.3	0.2V _{CC}	GND-0.3	0.2V _{CC}	1.1	V		
		55V	GND-0.3	0.2V _{CC}	GND-0.3	0.2V _{CC}	1.6	V		
V _{OH}	Output High Voltage	30V	V _{CC} -0.4		V _{CC} -0.4		3.1	V	I _{OH} = -2.0mA	[8]
		55V	V _{CC} -0.4		V _{CC} -0.4		4.8	V	I _{OH} = -2.0mA	[8]
V _{OL1}	Output Low Voltage	30V		0.6		0.6	0.2	V	I _{OL} = +4.0mA	[8]
		55V		0.4		0.4	0.1	V	I _{OL} = +4.0mA	[8]
V _{OL2}	Output Low Voltage	30V		1.2		1.2	0.3	V	I _{OL} = +6mA	[8]
		55V		1.2		1.2	0.4	V	I _{OL} = +12mA	[8]
V _{RH}	Reset Input High Voltage	30V	.8V _{CC}	V _{CC}	.8V _{CC}	V _{CC}	1.8	V		[13]
		55V	.8V _{CC}	V _{CC}	.8V _{CC}	V _{CC}	2.6	V		[13]
V _R	Reset Input Low Voltage	30V	GND-0.3	0.2V _{CC}	GND-0.3	0.2V _{CC}	1.1	V		[13]
		55V	GND-0.3	0.2V _{CC}	GND-0.3	0.2V _{CC}	1.6	V		[13]
V _{CLR}	Reset Output Low Voltage	30V		0.6		0.6	0.3	V	I _{OL} = +1.0mA	[13]
		55V		0.6		0.6	0.2	V	I _{OL} = +1.0mA	[13]
V _{OFFSET}	Comparator Input Offset Voltage	30V		25		25	10	nV		[10]
		55V		25		25	10	nV		[10]
I _L	Input Leakage	30V	-1	1	-1	2	0.004	µA	V _N = 0V, V _{CC}	
		55V	-1	1	-1	2	0.004	µA	V _N = 0V, V _{CC}	
I _{OL}	Output Leakage	30V	-1	1	-1	2	0.004	µA	V _N = 0V, V _{CC}	
		55V	-1	1	-1	2	0.004	µA	V _N = 0V, V _{CC}	
I _{IR}	Reset Input Current	30V	-20	-130	-18	-130	-60	µA		
		55V	-20	-180	-18	-180	-85	µA		
I _{CC}	Supply Current	30V		20		20	7	nA	@16MHz	[4]
		55V		25		25	20	nA	@16MHz	[4]
		30V		15		15	5	nA	@12MHz	[4]
		55V		20		20	15	nA	@12MHz	[4]
I _{CC1}	Standby Current (Halt Mode)	30V		4.5		4.5	20	nA	V _N = 0V, V _{CC} @16MHz	[4]
		55V		8		8	37	nA	V _N = 0V, V _{CC} @16MHz	[4]
		30V		3.4		3.4	1.5	nA	Clock Divide-by-16 @16MHz	[4]
		55V		7.0		7.0	2.9	nA	Clock Divide-by-16 @16MHz	[4]
I _{CC2}	Standby Current (Stop Mode)	30V		8		8	2	µA	V _N = 0V, V _{CC} WDT is not Running	[6,11]
		55V		10		10	4	µA	V _N = 0V, V _{CC} WDT is not Running	[6,11]
		30V		500		600	310	µA	V _N = 0V, V _{CC} WDT is Running	[6,11,14]
		55V		800		1000	600	µA	V _N = 0V, V _{CC} WDT is Running	[6,11,14]

DC ELECTRICAL CHARACTERISTICS (Continued)


Sym	Parameter	V _{CC} Note[3]	T _a = 0°C to +70°C		T _a = -40°C to +105°C		Typical[1] @25°C	Units	Conditions	Notes
			Min	Max	Min	Max				
V ^{CR}	InputCommonMode VoltageRange	30	GND-03	V _{CC} -1.0V	GND-03	V _{CC} -1.5V		V		[10]
		5.5	GND-03	V _{CC} -1.0V	GND-03	V _{CC} -1.5V		V		[10]
I _{ALL}	AutoLatchLowCurrent	30V		8		10	3	µA	0V < V _{IN} < V _{CC}	[9]
		55V		15		20	5	µA	0V < V _{IN} < V _{CC}	[9]
I _{ALH}	AutoLatchHighCurrent	30V		-5		-7	-3	µA	0V < V _{IN} < V _{CC}	[9]
		55V		-8		-10	-6	µA	0V < V _{IN} < V _{CC}	[9]
V _{LV}	V _{CC} LowVoltage ProtectionVoltage				21	33	28	V	4MHz maxInt.CLKFreq.	[7,15]
			24	31			28	V	6MHz maxInt.CLKFreq.	[7,14]
V _{CH}	OutputHighVoltage (LowEMIMode)	33V	V _{CC} -0.4		V _{CC} -0.4		31	V	I _{OH} = -0.5mA	
		50V	V _{CC} -0.4		V _{CC} -0.4		48	V	I _{OH} = -0.5mA	
V _{CL}	OutputLowVoltage (LowEMIMode)	33V		0.6		0.6	0.2	V	I _{OL} = 1.0mA	
		50V		0.4		0.4	0.1	V	I _{OL} = 1.0mA	

Notes:

- [1] Typicals are at V_{CC} = 5.0V and 3.3V.
- [2] GND = 0V.
- [3] The V_{DD} voltage specification of 3.0V guarantees 3.3V ±0.3V, and the V_{DD} voltage specification of 5.5V guarantees 5.0V ±0.5V.
- [4] All outputs unloaded, I/O pins floating, inputs at rail.
- [5] CL1 = CL2 = 100 pF.
- [6] Same as note [4] except inputs at V_{CC}.
- [7] The V_{LV} increases as the temperature decreases.
- [8] Standard Mode (not Low EMI).
- [9] Auto Latch (Mask Option) selected.
- [10] For analog comparator, inputs when analog comparators are enabled.
- [11] Clock must be forced Low, when XTAL 1 is clock-driven and XTAL2 is floating.
- [12] Excludes clock pins.
- [13] Z86243 Only.
- [14] 0°C to 70°C (standard temperature).
- [14] -40°C to 105°C (extended temperature).

AC CHARACTERISTICS

External I/O or Memory Read and Write Timing Diagram



External I/O or Memory Read/Write Timing

AC CHARACTERISTICS

External I/O or Memory Read and Write Timing Table
 (SCLK/TCLK = XTAL/2)

No	Symbol	Parameter	Note[3] V _{cc}	T _a = 0°C to +70°C				T _a = -40°C to +105°C				Units	Notes
				12MHz		16MHz		12MHz		16MHz			
				Min	Max	Min	Max	Min	Max	Min	Max		
1	T _d (AS)	Address Valid to /AS Rise Delay	30	35	25	35	25	35	25	ns	[2]		
			55	35	25	35	25	35	25				
2	T _d (AS(A))	/AS Rise to Address Float Delay	30	45	35	45	35	45	35	ns	[2]		
			55	45	35	45	35	45	35				
3	T _d (AS(DR))	/AS Rise to Read Data Req'd Valid	30		250		180		250		180	ns	[1,2]
			55		250		180		250		180		
4	T _w (AS)	/AS Low Width	30	55	40	55	40	55	40	ns	[2]		
			55	55	40	55	40	55	40				
5	T _d	Address Float to /DS Fall	30	0	0	0	0	0	0	ns	[2]		
			55	0	0	0	0	0	0				
6	T _w (DSR)	/DS (Read) Low Width	30	200	135	200	135	200	135	ns	[1,2]		
			55	200	135	200	135	200	135				
7	T _w (DSW)	/DS (Write) Low Width	30	110	80	110	80	110	80	ns	[1,2]		
			55	110	80	110	80	110	80				
8	T _d (DSR(DR))	/DS Fall to Read Data Req'd Valid	30		150		75		150		75	ns	[1,2]
			55		150		75		150		75		
9	T _h (DR(DS))	Read Data to /DS Rise Hold Time	30	0	0	0	0	0	0	ns	[2]		
			55	0	0	0	0	0	0				
10	T _d (DS(A))	/DS Rise to Address Active Delay	30	45	50	45	50	45	50	ns	[2]		
			55	55	50	55	50	55	50				
11	T _d (DS(AS))	/DS Rise to /AS Fall Delay	30	30	35	30	35	30	35	ns	[2]		
			55	45	35	45	35	45	35				
12	T _d (RW(AS))	R/W Valid to /AS Rise Delay	30	45	25	45	25	45	25	ns	[2]		
			55	45	25	45	25	45	25				
13	T _d (DS(RW))	/DS Rise to R/W Not Valid	30	45	35	45	35	45	35	ns	[2]		
			55	45	35	45	35	45	35				
14	T _d (DW(DSW))	Write Data Valid to /DS Fall (Write) Delay	30	55	25	55	25	55	25	ns	[2]		
			55	55	25	55	25	55	25				
15	T _d (DS(DW))	/DS Rise to Write Data Not Valid Delay	30	45	35	45	35	45	35	ns	[2]		
			55	55	35	55	35	55	35				
16	T _d (A(DR))	Address Valid to Read Data Req'd Valid	30		310		230		310		230	ns	[1,2]
			55		310		230		310		230		
17	T _d (AS(DS))	/AS Rise to /DS Fall Delay	30	65	45	65	45	65	45	ns	[2]		
			55	65	45	65	45	65	45				
18	T _d (DI(DS))	Data Input Setup to /DS Rise	30	115	60	115	60	115	60	ns	[1,2]		
			55	75	60	75	60	75	60				
19	T _d (DM(AS))	/DM Valid to /AS Rise Delay	30	35	30	35	30	35	30	ns	[2]		
			55	35	30	35	30	35	30				

Notes:


- [1] When using extended memory timing add 2 T_pC.
- [2] Timing numbers given are for minimum T_pC.
- [3] The V_{DD} voltage specification of 3.0V guarantees 3.3V ±0.3V, and the V_{DD} voltage specification of 5.5V guarantees 5.0V ±0.5V.

Standard Test Load

All timing references use 0.7 V_{cc} for a logic 1 and 0.2 V_{cc} for a logic 0.

AC ELECTRICAL CHARACTERISTICS

Additional Timing Diagram



Additional Timing

AC ELECTRICAL CHARACTERISTICS

Additional Timing Table (SCLK/TCLK = XTAL/2)

No	Symbol	Parameter	V _{CC} Note[6]	T _a = 0°C to +70°C				T _a = -40°C to +105°C				Units	Notes
				12MHz		16MHz		12MHz		16MHz			
				Min	Max	Min	Max	Min	Max	Min	Max		
1	TpC	InputClockPeriod	30V	88	∞	625	∞	88	∞	625	∞	ns	[1]
			55V	88	∞	625	∞	88	∞	625	∞	ns	[1]
2	TiC,TfC	ClockInputRise&FallTimes	30V		15		15		15		15	ns	[1]
			55V		15		15		15		15	ns	[1]
3	TwC	InputClockWidth	30V	4f		3f		4f		3f		ns	[1]
			55V	4f		3f		4f		3f		ns	[1]
4	TwTrL	TimerInputLowWidth	30V	100		100		100		100		ns	[1]
			55V	70		70		70		70		ns	[1]
5	TwTrH	TimerInputHighWidth	30V	5tpC		5tpC		5tpC		5tpC			[1]
			55V	5tpC		5tpC		5tpC		5tpC			[1]
6	TpTh	TimerInputPeriod	30V	8tpC		8tpC		8tpC		8tpC			[1]
			55V	8tpC		8tpC		8tpC		8tpC			[1]
7	TrTin, TfTin	TimerInputRise&FallTimer	30V		100		100		100		100	ns	[1]
			55V		100		100		100		100	ns	[1]
8A	TwL	Int.RequestLowTime	30V	100		100		100		100		ns	[1,2]
			55V	70		70		70		70		ns	[1,2]
8B	TwL	Int.RequestLowTime	30V	5tpC		5tpC		5tpC		5tpC			[1,3]
			55V	5tpC		5tpC		5tpC		5tpC			[1,3]
9	TwH	Int.RequestInputHighTime	30V	5tpC		5tpC		5tpC		5tpC			[1,2]
			55V	5tpC		5tpC		5tpC		5tpC			[1,2]
10	Twm	STOP-ModeRecoveryWidthSpec	30V	12		12		12		12		ns	
			55V	12		12		12		12		ns	
11	Tost	OscillatorStartupTime	30V		5tpC		5tpC		5tpC		5tpC		[4]
			55V		5tpC		5tpC		5tpC		5tpC		[4]
12	Twtd	Watch-DogTimerDelayTime BeforeTime-Out	30V	10		10		10		10		ns	D1 0 0 [5]
			55V	5		5		5		5		ns	0 0 [5]
			30V	20		20		20		20		ns	0 1 [5]
			55V	10		10		10		10		ns	0 1 [5]
			30V	40		40		40		40		ns	1 0 [5]
			55V	20		20		20		20		ns	1 0 [5]
			30V	160		160		160		160		ns	1 1 [5]
			55V	80		80		80		80		ns	1 1 [5]
13	T _{FOR}	PowerOnResetDelay	30V	7	24	7	24	7	25	7	25	ns	
			55V	3	13	3	13	3	14	3	14	ns	

Notes:

- [1] Timing Reference uses 0.7 V_{CC} for a logic 1 and 0.2 V_{CC} for a logic 0.
- [2] Interrupt request via Port 3 (P31-P33).
- [3] Interrupt request via Port 3 (P30).
- [4] SMR-D5 = 0.
- [5] Reg. WDTMR, internal RC used.
- [6] The V_{DD} voltage specification of 3.0V guarantees 3.3V ±0.3V, and the V_{DD} voltage specification of 5.5V guarantees 5.0V ±0.5V.

AC ELECTRICAL CHARACTERISTICS

Additional Timing Table (Divide-By-One Mode, SCLK/TCLK = XTAL)


No	Symbol	Parameter	V _{cc} Note[6]	T _a = 0°C to +70°C 4MHz		T _a = -40°C to +105°C 4MHz		Units	Notes
				Min	Max	Min	Max		
1	TpC	InputClockPeriod	30V	250	DC	250	DC	ns	[1,7,8]
			55V	250	DC	250	DC	ns	[1,7,8]
2	TiC,TfC	ClockInputRise&FallTimes	30V		25		25	ns	[1,7,8]
			55V		25		25	ns	[1,7,8]
3	TwC	InputClockWidth	30V	125		125		ns	[1,7,8]
			55V	125		125		ns	[1,7,8]
4	TwTrL	TimerInputLowWidth	30V	100		100		ns	[1,7,8]
			55V	70		70		ns	[1,7,8]
5	TwTrH	TimerInputHighWidth	30V	3TpC		3TpC			[1,7,8]
			55V	3TpC		3TpC			[1,7,8]
6	TpTn	TimerInputPeriod	30V	4TpC		4TpC			[1,7,8]
			55V	4TpC		4TpC			[1,7,8]
7	TrTin, TfTin	TimerInputRise&FallTimer	30V		100		100	ns	[1,7,8]
			55V		100		100	ns	[1,7,8]
8A	TwL	Int.RequestLowTime	30V	100		100		ns	[1,2,7,8]
			55V	70		70		ns	[1,2,7,8]
8B	TwL	Int.RequestLowTime	30V	3TpC		3TpC			[1,3,7,8]
			55V	3TpC		3TpC			[1,3,7,8]
9	TwH	Int.RequestInputHighTime	30V	3TpC		3TpC			[1,2,7,8]
			55V	3TpC		2TpC			[1,2,7,8]
10	Twsm	STOP-ModeRecoveryWidthSpec	30V	12		12		ns	[4,8]
			55V	12		12		ns	[4,8]
11	Tost	OscillatorStartupTime	30V		5TpC		5TpC		[4,8,9]
			55V		5TpC		5TpC		[4,8,9]

Notes:


- [1] Timing Reference uses 0.7 V_{cc} for a logic 1 and 0.2 V_{cc} for a logic 0.
- [2] Interrupt request via Port 3 (P33-P31).
- [3] Interrupt request via Port 3 (P30).
- [4] SMR-D5 = 1, POR STOP mode delay is on.
- [5] Reg. WDTMR.
- [6] The V_{DD} voltage specification of 3.0V guarantees 3.3V ±0.3V, and the V_{DD} voltage specification of 5.5V guarantees 5.5V ±0.5V.
- [7] SMR D1 = 0.
- [8] Maximum frequency for internal system clock is 4 MHz when using XTAL divide-by-one mode.
- [9] For RC and LC oscillator, and for oscillator driven by clock driver.

AC ELECTRICAL CHARACTERISTICS

Handshake Timing Diagrams



Input Handshake Timing



Output Handshake Timing

AC ELECTRICAL CHARACTERISTICS

Handshake Timing Table

No	Symbol	Parameter	V _{CC} Note[1,2]	T _a = 0°C to +70°C				T _a = -40°C to +105°C				Data Direction
				12MHz		16MHz		12MHz		16MHz		
				Min	Max	Min	Max	Min	Max	Min	Max	
1	TsD(DAV)	DataInSetupTime	30V	0		0		0		0		N
			55V	0		0		0		0		N
2	ThD(DAV)	DataInHoldTime	30V	160		160		160		160		N
			55V	115		115		115		115		N
3	T _w DAV	DataAvailableWidth	30V	155		155		155		155		N
			55V	110		110		110		110		N
4	T _c DAV(FDY)	DAVFalltoRDYFallDelay	30V		160		160		160		160	N
			55V		115		115		115		115	N
5	T _c DAVd(FDY)	DAVRisetoRDYRiseDelay	30V		120		120		120		120	N
			55V		80		80		80		80	N
6	T _c RDYQ(DAV)	RDYRisetoDAVFallDelay	30V	0		0		0		0		N
			55V	0		0		0		0		N
7	T _c DQ(DAV)	DataOuttoDAVFallDelay	30V	42		31		42		31		OUT
			55V	42		31		42		31		OUT
8	T _c DAVQ(FDY)	DAVFalltoRDYFallDelay	30V	0		0		0		0		OUT
			55V	0		0		0		0		OUT
9	T _c RDYQ(DAV)	RDYFalltoDAVRiseDelay	30V		160		160		160		160	OUT
			55V		115		115		115		115	OUT
10	T _w RDY	RDYWidth	30V	110		110		110		110		OUT
			55V	80		80		80		80		OUT
11	T _c RDYQd(DAV)	RDYRisetoDAVFallDelay	30V		110		110		110		110	OUT
			55V		80		80		80		80	OUT

Notes:

[1] Timing Reference uses 0.7 V_{CC} for a logic 1 and 0.2 V_{CC} for a logic 0.

[2] The V_{DD} voltage specification of 3.0V guarantees 3.3V ±0.3V and the V_{DD} voltage specification of 5.5V guarantees 5.0V ±0.5V.

PRECAUTIONS

- (1) When in ROM Protect Mode, and executing out of *External Program Memory*, instructions LDC, LDCI, LDE, and LDEI *cannot* read Internal Program Memory.

When in ROM Protect Mode, and executing out of *Internal Program Memory*, instructions LDC, LDCI, LDE, and LDEI *can* read Internal Program Memory.
- (2) The device has an oscillator-free reset for the device pins. When the device is reset from a WDT timeout, POR, or V_{BO} , the reset will force the device pins to their reset default state even if the oscillator is not running.
- (3) The Port 3 outputs are reset to High State after Reset, except after Stop-Mode Recovery, at which the outputs remain in the last state.
- (4) Extended timing is operable.
- (5) P0/P1/P2/P3 is Low-EMI software programmable.
- (6) P0/P1/P2 is software programmable for open-drain.
- (7) Expanded register PCON is Write Only.
- (8) WDTMR is writeable only within the first 60 internal system clocks after Reset. Afterward, the WDTMR is write protected.
- (9) Device functions down to the V_{LV} threshold. At temperatures less than 25°C, the V_{LV} threshold will rise to a maximum V_{DD} of 3.6V.
- (10) Low EMI is 25 percent of standard pull-down output driver and 25 percent of standard pull-up output driver.
- (11) There is no clock filter on Reset pin.
- (12) Registers FE Hex (SPH) and FF Hex (SPL) are set to 00Hex after any reset.
- (13) When Low EMI OSC is selected (PCONReg Bit D7=0), the output drive of /DS, /AS, and R//W will also be in low emi mode.
- (14) P01M Reg Bit D4,D3 must be set to 00Hex for Z86233.

© 1996 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of merchantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave.
Campbell, CA 95008-6600
Telephone (408) 370-8000
FAX 408 370-8056
Internet: <http://www.zilog.com>