HM511002A Series

1,048,576-word x 1-bit CMOS Dynamic RAM

■ DESCRIPTION

The Hitachi HM511002A Series is a CMOS dynamic RAM organized 1,048,576-word x 1-bit. HM511002A has realized higher density, higher performance and various functions by employing 1.3 μm CMOS process technology and some new CMOS circuit design technologies. The HM511002A offers Static Column Mode as a high speed access mode.

Multiplexed address input permits the HM511002A to be packaged in standard 18-pin plastic DIP, 20-pin plastic SOJ and 20-pin plastic ZIP.

■ FEATURES

- High Speed
  - Access Time .....60 ns/70 ns/80 ns/100 ns/120 ns (max)
- Low Power
  - Standby .....11 mW
  - Active.....495 mW/440 mW/385 mW/330 mW/275 mW
- Single 5V Supply (±10%)
- Static Column Mode Capability
- 512 Refresh Cycles .....(8 ms)
- 2 Variations of Refresh
  - $\overline{RAS}$ Only Refresh
  - $\overline{CAS}$ Before $\overline{RAS}$ Refresh

■ PIN OUT

HM511002AP Series



(Top View)

HM511002AJP Sereis



(Top View)

HM511002AZP Series



(Bottom View)

HM511002AP Series



(DP-18C)

HM511002AJP Series



(CP-20D)

HM511002AZP Series



(ZP-20)

■ PIN DESCRIPTION

Pin Name	Function
A_0–A_9	Address Input
A_0–A_8	Refresh Address Input
D_{in}	Data Input
D_{out}	Data Output
$\overline{RAS}$	Row Address Strobe
$\overline{CS}$	Chip Select
$\overline{WE}$	Write Enable
V_{CC}	Power Supply (+5V)
V_{SS}	Ground
TF*1	Test Function

Note: *1. TF pin can be connected with any line or unconnected provided the voltage level of TF pin must be kept lower than V_{CC} + 0.5V.

■ ORDERING INFORMATION

Part No.	Access Time	Package
HM511002AP-6	60 ns	300 mil 18-pin Plastic DIP (DP-18C)
HM511002AP-7	70 ns	
HM511002AP-8	80 ns	
HM511002AP-10	100 ns	
HM511002AP-12	120 ns	
HM511002AJP-6	60 ns	300 mil 20-pin Plastic SOJ (CP-20D)
HM511002AJP-7	70 ns	
HM511002AJP-8	80 ns	
HM511002AJP-10	100 ns	
HM511002AJP-12	120 ns	

Part No.	Access Time	Package
HM511002AZP-6	60 ns	400 mil 20-pin Plastic ZIP (ZP-20)
HM511002AZP-7	70 ns	
HM511002AZP-8	80 ns	
HM511002AZP-10	100 ns	
HM511002AZP-12	120 ns	

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V_{SS}	V_T	− 1.0 to + 7.0	V
Supply Voltage Relative to V_{SS}	V_{CC}	− 1.0 to + 7.0	V
Short Circuit Output Current	I_{out}	50	mA
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to + 70	°C
Storage Temperature	T_{stg}	− 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V_{CC}	4.5	5.0	5.5	V	
Input High Voltage	V_{IH}	2.4	—	6.5	V	
Input Low Voltage	V_{IL}	− 2.0	—	0.8	V	

Note: 1. All voltages referenced to V_{SS}.

• DC Electrical Characteristics (V_{CC} = 5V ±10%, V_{SS} = 0V, T_A = 0 to +70°C)

Parameter	Symbol	HM511002A -6		HM511002A -7		HM511002A -8		HM511002A -10		HM511002A -12		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I_{CC1}	—	90	—	80	—	70	—	60	—	50	mA	$\overline{RAS}$, $\overline{CS}$ Cycling t_{RC} = Min	1, 2
Standby Current	I_{CC2}	—	2	—	2	—	2	—	2	—	2	mA	TTL Interface $\overline{RAS}$, $\overline{CS}$ = V_{IH} D_{out} = High-Z	
		—	1	—	1	—	1	—	1	—	1		CMOS Interface $\overline{RAS}$, $\overline{CS}$ ≥ V_{CC} − 0.2V D_{out} = High-Z	
Refresh Current	I_{CC3}	—	90	—	80	—	60	—	50	—	45	mA	$\overline{RAS}$ Only Refresh t_{RC} = Min	2
Standby Current	I_{CC5}	—	5	—	5	—	5	—	5	—	5	mA	$\overline{RAS}$ = V_{IH}, $\overline{CS}$ = V_{IL}, D_{out} = Enable	1
Refresh Current	I_{CC6}	—	80	—	70	—	60	—	50	—	40	mA	$\overline{CS}$ Before $\overline{RAS}$ Refresh, t_{RC} = Min	
Static Column Mode Current	I_{CC9}	—	80	—	70	—	60	—	50	—	40	mA	t_{SC} = Min	3
Input Leakage	I_{LI}	− 10	10	− 10	10	− 10	10	− 10	10	− 10	10	μA	V_{IN} = 0 to + 7V	
Output Leakage	I_{LO}	− 10	10	− 10	10	− 10	10	− 10	10	− 10	10	μA	V_{out} = 0 to + 7V, D_{out} = Disable	
Output Levels	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	I_{out} = − 5 mA	
	V_{OL}	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V	I_{out} = 4.2 mA	

Notes: 1. I_{CC} depends on output loading condition when the device is selected. I_{CC} max is specified at the output open condition.
2. Address can be changed less than three times while $\overline{RAS}$ = V_{IL}.
3. Address can be changed once or less while $\overline{CS}$ = V_{IH}.

• Capacitance (V_{CC} = 5V ±10% T_A = 25°C)

Parameter		Symbol	Typ	Max	Unit	Note
Input Capacitance	Address, Data Input	C_{I1}	—	5	pF	1
	Clocks	C_{I2}	—	7	pF	1
Output Capacitance	Data Output	C_O	—	7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. $\overline{CS}$ = V_{IH} to disable D_{out}.

• AC Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ±10%, V_{SS} = 0V)[1, 17]

Test Conditions

Input Rise and Fall Times	5 ns
Input Timing Reference Levels	0.8V, 2.4V
Output Load	2 TTL Gates + C_L (100 pF) (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycle (Common Parameters)

Parameter	Symbol	HM511002A-6		HM511002A-7		HM511002A-8		HM511002A-10		HM511002A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	120	—	130	—	160	—	190	—	220	—	ns	
$\overline{RAS}$ Precharge Time	t_{RP}	50	—	50	—	70	—	80	—	90	—	ns	
$\overline{RAS}$ Pulse Width	t_{RAS}	60	10000	70	10000	80	10000	100	10000	120	10000	ns	
$\overline{CS}$ Pulse Width	t_{SP}	20	10000	20	10000	25	10000	30	10000	30	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	12	—	15	—	15	—	ns	
Column Address Setup Time	t_{ASW}	0	—	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{AHW}	15	—	15	—	20	—	25	—	25	—	ns	
$\overline{RAS}$ to $\overline{CS}$ Delay Time	t_{RCD}	20	40	20	50	22	55	25	70	25	90	ns	8
$\overline{RAS}$ to Column Address Delay Time	t_{RAD}	15	30	15	35	17	40	20	50	20	65	ns	9
$\overline{RAS}$ Hold Time	t_{RSL}	20	—	20	—	25	—	30	—	30	—	ns	
$\overline{CS}$ Hold Time	t_{CSH}	60	—	70	—	80	—	100	—	120	—	ns	
$\overline{CS}$ to $\overline{RAS}$ Pre-charge Time	t_{SRS}	10	—	10	—	10	—	10	—	10	—	ns	
Transition Time (Rise to Fall)	t_r	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	8	—	8	—	8	—	8	—	8	ms	

Read Cycle

Parameter	Symbol	HM511002A-6		HM511002A-7		HM511002A-8		HM511002A-10		HM511002A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from $\overline{RAS}$	t_{RAC}	—	60	—	70	—	80	—	100	—	120	ns	2, 3
Access Time from $\overline{CS}$	t_{ACS}	—	20	—	20	—	25	—	30	—	30	ns	3, 4
Access Time from Address	t_{AA}	—	30	—	35	—	40	—	50	—	55	ns	3, 5, 14
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{CS}$	t_{RCH}	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{RAS}$	t_{RRH}	10	—	10	—	10	—	10	—	10	—	ns	
Column Address to $\overline{RAS}$ Lead Time	t_{RAL}	30	—	35	—	40	—	50	—	55	—	ns	

Read Cycle (continued)

Parameter	Symbol	HM511002A-6		HM511002A-7		HM511002A-8		HM511002A-10		HM511002A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
$\overline{RAS}$ to Column Address Hold Time	t_{AHR}	15	—	15	—	15	—	15	—	15	—	ns	16
Output Hold Time from Address	t_{AOH}	5	—	5	—	5	—	5	—	5	—	ns	
Output Buffer Turn-off Time	t_{OFF}	—	20	—	20	—	20	—	25	—	30	ns	6
Column Address Hold Time to $\overline{RAS}$ on Read	t_{AR}	60	—	70	—	80	—	100	—	120	—	ns	

Write Cycle

Parameter	Symbol	HM511002A-6		HM511002A-7		HM511002A-8		HM511002A-10		HM511002A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t_{WCS}	0	—	0	—	0	—	0	—	0	—	ns	10
Write Command Hold Time	t_{WCH}	15	—	15	—	20	—	25	—	25	—	ns	
Write Command Hold Time to $\overline{RS}$	t_{WCR}	55	—	65	—	75	—	95	—	115	—	ns	
Write Command Pulse Width	t_{WP}	10	—	10	—	15	—	15	—	20	—	ns	
Write Command to $\overline{RAS}$ Lead Time	t_{RWL}	20	—	20	—	25	—	25	—	30	—	ns	
Write Command to $\overline{CS}$ Lead Time	t_{CWL}	20	—	20	—	25	—	25	—	30	—	ns	
Data-in Setup Time	t_{DS}	0	—	0	—	0	—	0	—	0	—	ns	11
Data-in Hold Time	t_{DH}	15	—	15	—	20	—	25	—	25	—	ns	11
Data-in Hold Time to $\overline{RAS}$	t_{DHR}	55	—	65	—	75	—	95	—	115	—	ns	
Column Address Hold Time to $\overline{RAS}$ or Write	t_{AWR}	55	—	65	—	75	—	95	—	115	—	ns	

Read-Modify-Write Cycle

Parameter	Symbol	HM511002A-6		HM511002A-7		HM511002A-8		HM511002A-10		HM511002A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Read-Write Cycle Time	t_{RWC}	145	—	155	—	190	—	220	—	255	—	ns	
$\overline{RAS}$ to $\overline{WE}$ Delay Time	t_{RWD}	60	—	70	—	80	—	100	—	120	—	ns	10
$\overline{CS}$ to $\overline{WE}$ Delay Time	t_{CWD}	20	—	20	—	25	—	30	—	30	—	ns	10
Column Address to $\overline{WE}$ Delay Time	t_{AWD}	30	—	35	—	40	—	50	—	55	—	ns	10
Output Hold Time from $\overline{WE}$	t_{WOH}	0	—	0	—	0	—	0	—	0	—	ns	

Refresh Cycle

Parameter	Symbol	HM511002A-6		HM511002A-7		HM511002A-8		HM511002A-10		HM511002A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
$\overline{CS}$ Setup Time ($\overline{CS}$ Before $\overline{RAS}$ Refresh)	t_{CSR}	10	—	10	—	10	—	10	—	10	—	ns	
$\overline{CS}$ Hold Time ($\overline{CS}$ Before $\overline{RAS}$ Refresh)	t_{CHR}	15	—	15	—	20	—	20	—	25	—	ns	
$\overline{RAS}$ Precharge to $\overline{CS}$ Hold Time	t_{ZRH}	10	—	10	—	10	—	10	—	10	—	ns	

SC Mode Cycle

Parameter	Symbol	HM511002A-6		HM511002A-7		HM511002A-8		HM511002A-10		HM511002A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
$\overline{SC}$ Mode Cycle Time	t_{SC}	35	—	40	—	45	—	55	—	60	—	ns	
$\overline{SC}$ Mode $\overline{RAS}$ Pulse Width	t_{RASC}	—	100000	—	100000	—	100000	—	100000	—	100000	ns	
$\overline{RAS}$ to Second $\overline{WE}$ Delay Time	t_{RSWD}	70	—	80	—	90	—	110	—	135	—	ns	
$\overline{SC}$ Mode $\overline{CS}$ Precharge Time	t_{SI}	10	—	10	—	10	—	10	—	15	—	ns	
Write Invalid Time	t_{WI}	10	—	10	—	10	—	10	—	15	—	ns	

SC Mode Read-Modify-Write and Mixed Cycle

Parameter	Symbol	HM511002A-6		HM511002A-7		HM511002A-8		HM511002A-10		HM511002A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
$\overline{SC}$ Mode Cycle Time on Read-Write	t_{SRW}	70	—	80	—	90	—	105	—	120	—	ns	12
Access Time from Previous $\overline{WE}$	t_{ALW}	—	65	—	75	—	85	—	100	—	115	ns	3, 13
Previous $\overline{WE}$ to Column Address Delay Time	t_{LWAD}	20	35	20	40	25	45	25	50	30	60	ns	15
Column Address Hold Time to Previous $\overline{WE}$	t_{AHLW}	65	—	75	—	85	—	100	—	115	—	ns	
Output Enable Time from $\overline{WE}$	t_{OW}	—	25	—	25	—	30	—	30	—	35	ns	

Notes:
1. AC measurements assume $t_T = 5$ ns.
2. Assumes that $t_{RCD} \leq t_{RCD}$ (max) and $t_{RAD} \leq t_{RAD}$ (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
4. Assumes that $t_{RCD} \geq t_{RCD}$ (max), $t_{RAD} \leq t_{RAD}$ (max).
5. Assumes that $t_{RCD} \leq t_{RCD}$ (max), $t_{RAD} \geq t_{RAD}$ (max).
6. t_{OFF} (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
7. Transition times are measured between V_{IH} and V_{IL}.
8. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{ACS}.
9. Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only, if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.
10. t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}$ (min), $t_{CWD} \geq t_{CWD}$ (min) and $t_{AWD} \geq t_{AWD}$ (min), the cycle is a read-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
11. These parameters are referenced to $\overline{CS}$ leading edge in early write cycles and to $\overline{WE}$ leading edge in delayed write or read-modify-write cycles.
12. t_{SRW} (min) = t_{AWD} (min) + t_{LWAD} (max) + t_T.
13. Assumes that $t_{LWAD} \leq t_{LWAD}$ (max). If t_{LWAD} is greater than the maximum recommended value shown in this table, t_{ALW} exceeds the value shown.
14. Assumes that $t_{LWAD} \geq t_{LWAD}$ (max).
15. Operation with the t_{LWAD} (max) limit insures that t_{ALW} (max) can be met, t_{LWAD} (max) is specified as a reference point only; if t_{LWAD} is greater than the specified t_{LWAD} (max) limit, then access time is controlled exclusively by t_{AA}.
16. t_{AHR} is defined as the time at which the column address hold.
17. An initial pause of 100 μs is required after power-up followed by eight or more initialization cycles (any combination of cycles containing $\overline{RAS}$ clock such as $\overline{RAS}$ only refresh). If internal refresh counter is used, eight or more $\overline{CAS}$ before $\overline{RAS}$ refresh cycles are required.

■ TIMING WAVEFORMS

• Read Cycle



• **Early Write Cycle**



Notes) *1. ▨: Don't Care
*2. $t_{WCS} \geq t_{WCS}$ (min)

0117-6

• **Read-Modify-Write Cycle**



1 ▨: Don't Care

0117-7

• **$\overline{RAS}$ Only Refresh Cycle**



Notes) * 1. ▨: Don't Care

* 2. Refresh address A0-A8(AX0-AX8)

0117-8

• $\overline{CAS}$ Before $\overline{RAS}$ Refresh Cycle



• Static Column Mode Read Cycle



• **Static Column Mode Write Cycle (1)**



• **Static Column Mode Write Cycle (2)**



• Static Column Mode Read-Modify-Write Cycle



• Static Column Mode Mixed Cycle



SUPPLY CURRENT (ACTIVE) vs. SUPPLY VOLTAGE



SUPPLY CURRENT (ACTIVE) vs. AMBIENT TEMPERATURE



SUPPLY CURRENT (ACTIVE) vs. FREQUENCY



SUPPLY CURRENT (STANDBY) vs. SUPPLY VOLTAGE



SUPPLY CURRENT (STANDBY) vs. SUPPLY VOLTAGE



SUPPLY CURRENT (STANDBY) vs. AMBIENT TEMPERATURE



0117-15

$\overline{RAS}$ ACCESS TIME vs. SUPPLY VOLTAGE



$\overline{RAS}$ ACCESS TIME vs. AMBIENT TEMPERATURE



$\overline{CS}$ ACCESS TIME vs. SUPPLY VOLTAGE



$\overline{CS}$ ACCESS TIME vs. AMBIENT TEMPERATURE



ADDRESS ACCESS TIME vs. SUPPLY VOLTAGE



ADDRESS ACCESS TIME vs. AMBIENT TEMPERATURE



0117-16

PACKAGE INFORMATION

T-90-20

• Dual-in-line Plastic

Unit: mm (inch) Scale 3/2

• DP-16B



• DP-18B



• DP-18C



• DP-20N



• DP-20NA



• DP-20NC



• Dual-in-line Plastic

Unit: mm (inch) Scale 3/2

T-90-20

• DP-22N



• DP-22NB



• DP-24



• DP-24A



• DP-24N



• DP-28



• Dual-in-line Plastic

HITACHI/ LOGIC/ARRAYS/MEM

Unit: mm (inch) Scale 3/2

T-90-20

• DP-28C



• DP-28N



• Zigzag-in-line Plastic HITACHI/ LOGIC/ARRAYS/MEM

Unit: mm (inch) Scale 3/2

T-90-20

• ZP-20





• ZP-24





• ZP-28





• ZP-40





• Flat Package (J-bend Leads)

HITACHI/ LOGIC/ARRAYS/MEM

Unit: mm (inch) Scale 3/2

T-90-20

• CP-20D



• CP-20DA



• CP-24D



• CP-28D



• CP-40D



• TSOP (Thin Small Outline Package)

Unit: mm (inch) Scale 3/2

• TFP-20DA



• TFP-20DAR



• TTP-20D



• TTP-20DR