

4-Mbit (256K x 16) Pseudo Static RAM

Features

Advanced low-power MoBL[®] architecture

High speed: 55 ns, 60 ns and 70 ns
Wide voltage range: 2.7V to 3.3V

• Typical active current: 1 mA @ f = 1 MHz


· Low standby power

· Automatic power-down when deselected

Functional Description[1]

The CYK256K16SCCB is a high-performance CMOS pseudo static RAM (PSRAM) organized as 256K words by 16 bits that supports an asynchronous memory interface. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL) in portable applications such as cellular telephones. The device can be put into standby mode reducing power consumption dramatically when deselected ($\overline{CE_1}$ LOW, $\overline{CE_2}$ HIGH or both \overline{BHE} and \overline{BLE} are HIGH). The input/output pins (I/O₀ through I/O₁₅) are placed in a high-impedance state when: deselected ($\overline{CE_1}$ HIGH, $\overline{CE_2}$ LOW, \overline{OE} is deasserted HIGH), or during a write operation (Chip Enabled and Write Enable \overline{WE} LOW).

Reading from <u>the</u> device is accomplished by asserting the <u>Chip</u> Enables ($\overline{\text{CE}}_1$ LOW and CE_2 HIGH) <u>and</u> Output Enable ($\overline{\text{OE}}$) LOW <u>while</u> forcing the Write Enable ($\overline{\text{WE}}$) HIGH. If Byte Low Enable ($\overline{\text{BLE}}$) is LOW, then data from the memory location specified by the address pins A₀ through A₁₇ will appear on I/O₀ to I/O₇. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O₈ to I/O₁₅. See the Truth Table for a complete description of read and write modes.




Note

^{1.} For best-practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.



Pin Configuration^[3, 4, 5]



Product Portfolio

							Power Di	ssipation		
	,	Voc Range	e		(Operating	, I _{CC} (mA)	Standb	oy, I _{SB2}
		V _{CC} Range (V)		Speed	f = 1	MHz	f = f	MAX	(μ	A)
Product	Min.	Тур.	Max.	(ns)	Typ. ^[2]	Max.	Typ. ^[2]	Max.	Typ. ^[2]	Max.
CYK256K16SCCB	2.7	3.0	3.3	55	1	5	14	22	17	40
				60						
				70			8	15		

Notes:

- Notes:
 2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC} (typ) and T_A = 25°C.
 3. Ball H1, G2, H6 are the address expansion pins for the 8-Mb, 16-Mb, and 32-Mb densities, respectively.
 4. NC "no connect"—not connected internally to the die.
 5. DNU (Do Not Use) pins have to be left floating or tied to V_{SS} to ensure proper application.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied-40°C to +85°C Supply Voltage to Ground Potential -0.4V to 4.6V

DC Input Voltage ^[6, 7, 8]	0.4V to 3.7V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-up Current	> 200 mA

Operating Range

Range	Ambient Temperature (T _A)	V _{CC}
Industrial	−25°C to +85°C	2.7V to 3.3V

DC Electrical Characteristics (Over the Operating Range)

				CYK256K16SCCB-	55, 60, 70	
Parameter	Description	Test Conditions	Min.	Typ . ^[2]	Max.	Unit
V_{CC}	Supply Voltage		2.7	3.0	3.3	V
V _{OH}	Output HIGH Voltage	$I_{OH} = -0.1 \text{ mA}$	V _{CC} - 0.4			V
V_{OL}	Output LOW Voltage	I _{OL} = 0.1 mA			0.4	V
V _{IH}	Input HIGH Voltage		0.8 * V _{CC}		V _{CC} + 0.4	V
V _{IL}	Input LOW Voltage	F = 0	-0.4		0.4	V
I _{IX}	Input Leakage Current	GND ≤ V _{IN} ≤ Vcc	-1		+1	μА
I _{OZ}	Output Leakage Current	$\begin{array}{l} GND \leq V_{OUT} \leq Vcc, Output \\ Disabled \end{array}$	-1		+1	μА
I _{CC}	V _{CC} Operating Supply Current	$f = f_{MAX} = 1/t_{RC} \begin{tabular}{l} $V_{CC} = 3.3V, \\ I_{OUT} = 0 \mbox{ mA}, \\ CMOS \mbox{ level} \end{tabular}$		14 for 55-ns speed 14 for 60-ns speed 8 for 70-ns speed	22 for 55-ns speed 22 for 60-ns speed 15 for 70-ns speed	mA
		f = 1 MHz		1 for all speeds	5 for all speeds	1
I _{SB1}	Automatic CE ₁ Power-down Current —CMOS Inputs	$ \begin{split} & \text{CE} \geq \text{V}_{\text{CC}} - 0.2\text{V}, \text{CE}_2 \leq 0.2\text{V} \\ & \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2\text{V}, \text{V}_{\text{IN}} \leq 0.2\text{V}, \\ & \text{f} = \text{f}_{\text{MAX}}(& \text{Address and Data Onl} \\ & \text{f} = 0 (\text{OE}, \text{WE}, \text{BHE and BLE}) \end{split} $	у),	150	250	μА
I _{SB2}	Automatic CE ₁ Power-down Current —CMOS Inputs	$CE \ge V_{CC} - 0.2V$, $CE_2 \le 0.2V$ $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$ $f = 0$, $V_{CC} = 3.3V$	V,	17	40	μА

Capacitance^[9]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	T _A = 25°C, f = 1 MHz	8	pF
C _{OUT}	Output Capacitance	$V_{CC} = V_{CC(typ)}$	8	pF

Thermal Resistance^[9]


Parameter	Description	Test Conditions	VFBGA	Unit
θ_{JA}	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and	55	°C/W
θ_{JC}	Linennal Desisiance Gunchon to Caser	procedures for measuring thermal impedance, per EIA / JESD51.	17	°C/W

Notes:

- 6. V_{IH(MAX)} = V_{CC} + 0.5V for pulse durations less than 20 ns.
 7. V_{IL(MIN)} = -0.5V for pulse durations less than 20 ns.
 8. Overshoot and undershoot specifications are characterized and are not 100% tested.
- 9. Tested initially and after design or process changes that may affect these parameters.



AC Test Loads and Waveforms



Parameters	3.0V V _{CC}	Unit
R1	22000	Ω
R2	22000	Ω
R _{TH}	11000	Ω
V_{TH}	1.50	V

Switching Characteristics (Over the Operating Range) [10]

		CYK256K	16SCCB-55	CYK256K	16SCCB-60	CYK256K1	16SCCB-70	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	le				II.			
t _{RC}	Read Cycle Time	55 ^[14]		60		70		ns
t _{AA}	Address to Data Valid		55		60		70	ns
t _{OHA}	Data Hold from Address Change	5		8		10		ns
t _{ACE}	CE ₁ LOW and CE ₂ HIGH to Data Valid		55		60		70	ns
t _{DOE}	OE LOW to Data Valid		25		25		35	ns
t _{LZOE}	OE LOW to Low Z ^[11, 12]	5		5		5		ns
t _{HZOE}	OE HIGH to High Z ^[11, 12]		25		25		25	ns
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to Low Z ^[11, 12]	5		5		5		ns
t _{HZCE}	CE ₁ HIGH and CE ₂ LOW to High Z ^[11, 12]		25		25		25	ns
t _{DBE}	BLE/BHE LOW to Data Valid		55		60		70	ns
t _{LZBE}	BLE/BHE LOW to Low Z ^[11, 12]	5		5		5		ns
t _{HZBE}	BLE/BHE HIGH to High-Z ^[11, 12]		10		10		25	ns
t _{SK} ^[14]	Address Skew		0		5		10	ns
Write Cyc	le ^[13]							•
t _{WC}	Write Cycle Time	55		60		70		ns
t _{SCE}	CE ₁ LOW and CE ₂ HIGH to Write End	45		45		60		ns
t _{AW}	Address Set-up to Write End	45		45		55		ns
t _{HA}	Address Hold from Write End	0		0		0		ns
t _{SA}	Address Set-up to Write Start	0		0		0		ns

^{10.} Test conditions assume signal transition time of 1 V/ns or higher, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0V to V_{CC(typ)}, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance

^{11.} t_{HZOE}, t_{HZDE}, t_{HZBE} and t_{HZWE} transitions are measured when the outputs enter a high-impedance state.
12. High-Z and Low-Z parameters are characterized and are not 100% tested.
13. The internal write time of the memory is defined by the overlap of WE, CE₁ = V_{IL}, CE₂ = V_{IH}, BHE and/or BLE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates write.

^{14.} To achieve 55-ns performance, the read access should be $\overline{\text{CE}}$ controlled. In this case t_{ACE} is the critical parameter and t_{SK} is satisfied when the addresses are stable prior to chip enable going active. For the 70-ns cycle, the addresses must be stable within 10 ns after the start of the read cycle.




Switching Characteristics (Over the Operating Range) (continued)^[10]


		CYK256K	16SCCB-55	CYK256K1	6SCCB-60	CYK256K1	6SCCB-70	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{PWE}	WE Pulse Width	40		40		45		ns
t _{BW}	BLE/BHE LOW to Write End	50		50		55		ns
t _{SD}	Data Set-up to Write End	25		25		25		ns
t_{HD}	Data Hold from Write End	0		0		0		ns
t _{HZWE}	WE LOW to High Z ^[11, 12]		25		25		25	ns
t _{LZWE}	WE HIGH to Low Z ^[11, 12]	5		5		5		ns

Switching Waveforms

Read Cycle 1 (Address Transition Controlled)^[14, 15, 16]



Read Cycle 2 (OE Controlled)[14, 16]




^{15. &}lt;u>Dev</u>ice is continuously selected. <u>OE</u>, <u>CE</u> = V_{IL}. 16. <u>WE</u> is HIGH for Read Cycle.




Switching Waveforms (continued)

Write Cycle No. 1(WE Controlled)[12, 13, 17, 18, 19]



Write Cycle 2 (CE₁ or CE₂ Controlled)^[12, 13, 17, 18, 19]



Notes:

- 17. Data I/O is high impedance if $\overline{OE} \ge V_{IH}$.


 18. If Chip Enable goes INACTIVE simultaneously with \overline{WE} =HIGH, the output remains in a high-impedance state.

 19. During the DON'T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.




Switching Waveforms (continued)

Write Cycle 3 (WE Controlled, OE LOW)[18, 19]



Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)[18, 19]





Truth Table^[20]

CE ₁	CE ₂	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Χ	Χ	Χ	X	Χ	High Z	Deselect/Power-down	Standby (I _{SB})
Χ	L	Х	Χ	Х	Х	High Z	Deselect/Power-down	Standby (I _{SB})
Х	Х	Х	Χ	Н	Н	High Z	Deselect/Power-down	Standby (I _{SB})
L	Н	Н	L	L	L	Data Out (I/O ₀ -I/O ₁₅)	Read (Upper Byte and Lower Byte)	Active (I _{CC})
L	Н	Н	L	Н	L	Data Out (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High Z	Read (Upper Byte only)	Active (I _{CC})
L	Н	Н	L	L	Н	Data Out (I/O ₈ -I/O ₁₅); I/O ₀ -I/O ₇ in High Z	Read (Lower Byte only)	Active (I _{CC})
L	Н	Н	Н	L	L	High Z	Output Disabled	Active (I _{CC})
L	Н	Н	Н	Н	L	High Z	Output Disabled	Active (I _{CC})
L	Н	Н	Н	L	Н	High Z	Output Disabled	Active (I _{CC})
L	Н	L	Х	L	L	Data In (I/O ₀ -I/O ₁₅)	Write (Upper Byte and Lower Byte)	Active (I _{CC})
L	Н	L	Х	Н	L	Data In (I/O ₀ -I/O ₇); I/O ₈ -I/O ₁₅ in High Z	Write (Lower Byte Only)	Active (I _{CC})
L	Н	L	Х	L	Н	Data In (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Write (Upper Byte Only)	Active (I _{CC})

Ordering Information


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CYK256K16SCCBU-55BVI	BV48A	48-ball Very Fine Pitch BGA (6.0 x 8.0 x 1.0 mm)	Industrial
60	CYK256K16SCCBU-60BVI	BV48A	48-ball Very Fine Pitch BGA (6.0 x 8.0 x 1.0 mm)	Industrial
70	CYK256K16SCCBU-70BVI	BV48A	48-ball Very Fine Pitch BGA (6.0 x 8.0 x 1.0 mm)	Industrial
55	CYK256K16SCBU-55BVXI	BV48A	48-ball Very Fine Pitch BGA (6.0 x 8.0 x 1.0 mm) (Pb-Free)	Industrial
70	CYK256K16SCBU-70BVXI	BV48A	48-ball Very Fine Pitch BGA (6.0 x 8.0 x 1.0 mm) (Pb-Free)	Industrial

Note:

20. H = Logic HIGH, L = Logic LOW, X = Don't Care



Package Diagrams



MoBL is a registered trademark, and MoBL3 and More Battery Life are trademarks, of Cypress Semiconductor Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.



Document History Page

	Document Title: CYK256K16SCCB 4-Mbit (256K x 16) Pseudo Static RAM Document Number: 38-05526										
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change							
**	215621	See ECN	REF	New data sheet							
*A	218183	See ECN	REF	Changed ball E3 on package pinout from DNU to NC							
*B	230855	See ECN	AJU	Changed from Advance Information to Preliminary Modified MAX limit on DC Input voltage in 'Maximum Ratings' section Fixed package name typo in 'Thermal Resistance' table Changed ordering code from CYK256K16SCCB to CYK256K16SCCBU in 'Ordering Information' section							
*C	234474	See ECN	SYT	Changed ball E3 on package pinout from NC to DNU.							
*D	260330	See ECN	PCI	Changed from Preliminary to Final							
*E	298651	See ECN	PCI	Added 60-ns speed bin							
*F	314013	See ECN	RKF	Added Pb-Free parts to the Ordering information							