

**CMOS STATIC RAM
16K (2K X 8 BIT)**

**IDT6116SA
IDT6116LA**

NOTICE
SEE ORDER OF DATA FOR ERRATA INFORMATION

FEATURES:

- Optimized for fast RISC processors including the IDT79R3000
- High-speed
 - Military: 20/25/35/45/55/70/90/120/150ns (max.)
 - Commercial: 15/20/25/35/45ns (max.)
- Low-power operation
 - IDT6116SA
 - Active: 180mW (typ.)
 - Standby: 100μW (typ.)
 - IDT6116LA
 - Active: 160mW (typ.)
 - Standby: 20μW (typ.)
- Battery backup operation - 2V data retention voltage (LA version only)
- Produced with advanced CEMOS™ high-performance technology
- CEMOS process virtually eliminates alpha particle soft-error rates
- Single 5V (± 10%) power supply
- Input and output directly TTL-compatible
- Static operation: no clocks or refresh required
- Available in standard 24-pin DIP, 24-pin THINDIP and plastic DIP, 24-, 28- and 32-pin LCC, 24-pin SOIC and 24-lead CERPAC
- Military product compliant to MIL-STD-833, Class B
- Standard Military Drawing# 84036 is listed on this function. Refer to Section 2/page 2-4

DESCRIPTION:

The IDT6116SA/LA is a 16,384-bit high-speed static RAM organized as 2K x 8. It is fabricated using IDT's high-performance, high-reliability technology - CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective alternative to bipolar and fast NMOS memories. Timing parameters have been specified to meet the speed demands of the fastest IDT79R3000 RISC processors.

Access times as fast as 15ns are available with maximum power consumption of only 666mW. The circuit also offers a reduced power standby mode. When CS goes high, the circuit will automatically go to, and remain in, a standby power mode, as long as CS remains high. In the standby mode, the low-power device consumes less than 20μW typically. This capability provides significant system level power and cooling savings. The low-power (LA) version also offers a battery backup data retention capability where the circuit typically consumes only 1μW to 4μW operating off a 2V battery.


All inputs and outputs of the IDT6116SA/LA are TTL-compatible and operation is from a single 5V supply, simplifying system designs. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation, providing equal access and cycle times for ease of use.

The IDT6116SA/LA is packaged in 24-pin 600 and 300 mil plastic or ceramic DIP, 24-, 28- and 32-pin leadless chip carriers, 24-lead CERPAC, and a 24-lead gull-wing SOIC, providing high board-level packing densities.

Military grade product is manufactured in compliance to the latest version of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.



FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

2954 drw 02


MILITARY AND COMMERCIAL TEMPERATURE RANGES

DECEMBER 1990

IDT6116SA/IDT6116LA CMOS
STATIC RAM 16K (2K X 8-BIT)


MILITARY AND COMMERCIAL TEMPERATURE RANGES

PIN CONFIGURATIONS



2954 drw 01

DIP/SOIC/CERPACK/SOJ
TOP VIEW




2954 drw 03


24-PIN LCC
TOP VIEW

PIN NAMES

A0- A10	Address	WE	Write Enable
I/O0 - I/O7	Data Input/Output	OE	Output Enable
CS	Chip Select	GND	Ground
Vcc	Power		



28-PIN LCC
TOP VIEW



2954 drw 04

32-PIN LCC
TOP VIEW

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	50	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

T-46-23-12

IDT6116SA/IDT6116LA CMOS
STATIC RAM 16K (2K X 8-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	3.5	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V
CL	Output Load	—	—	30	pF

NOTE:

1. V_{IL} = -3.0V for pulse width less than 20ns.

DC ELECTRICAL CHARACTERISTICS

Vcc = 5.0V ± 10%

Symbol	Parameter	Test Conditions	IDT6116SA		IDT6116LA		Unit
			Min.	Typ. ⁽¹⁾ Max.	Min.	Typ. ⁽¹⁾ Max.	
I _{LI}	Input Leakage Current	Vcc = Max., V _{IN} = GND to Vcc	MIL.	— — 10	— — 10	μA	
			COM'L.	— — 5	— — 2		
I _{LO}	Output Leakage Current	Vcc = Max., CS = V _{IH} , V _{OUT} = GND to Vcc	MIL.	— — 10	— — 5	μA	
			COM'L.	— — 5	— — 2		
V _{OL}	Output Low Voltage	I _{OL} = 8mA, Vcc = Min.	— — 0.4	— — 0.4	V		
V _{OH}	Output High Voltage	I _{OH} = -4mA, Vcc = Min.	2.4 — —	2.4 — —	V		

NOTE:

1. Typical limits are at Vcc = 5.0V, +25°C ambient.

AC ELECTRICAL CHARACTERISTICS ⁽¹⁾

Vcc = 5.0V ± 10%, V_{LC} = 0.2V, V_{HC} = Vcc - 0.2V



Symbol	Parameter	Power	6116SA15 ⁽²⁾ 6116LA15 ⁽²⁾		6116SA20 6116LA20		6116SA25 6116LA25		6116SA35 6116LA35		Unit
			Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	
I _{CC1}	Operating Power Supply Current, CS = V _{IL} , Outputs Open, Vcc = Max., f = 0	SA	125	—	110	130	100	110	80	90	mA
		LA	115	—	100	120	90	105	75	85	
I _{CC2}	Dynamic Operating Current, CS = V _{IL} , Vcc = Max., Outputs Open, f = f _{MAX} ⁽⁴⁾	SA	150	—	130	150	120	135	100	115	mA
		LA	140	—	120	140	110	125	95	105	
I _{SB}	Standby Power Supply Current (TTL Level) CS ≥ V _{IH} , Vcc = Max., Outputs Open, f = f _{MAX} ⁽⁴⁾	SA	40	—	40	50	40	45	25	35	mA
		LA	35	—	35	45	35	40	25	30	
I _{SB1}	Full Standby Power Supply Current (CMOS Level), CS ≥ V _{HC} , Vcc = Max., V _{IN} ≥ V _{HC} or V _{IN} ≤ V _{LC} , f = 0	SA	2	—	2	10	2	10	2	10	mA
		LA	0.1	—	0.1	0.9	0.1	0.9	0.1	0.9	

NOTES:

1. All values are maximum guaranteed values.
2. 0°C to +70°C temperature range only.
3. -55°C to +125°C temperature range only.
4. f_{MAX} = 1/τ_{RC}

IDT6116SA/IDT6116LA CMOS
STATIC RAM 16K (2K X 8-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AC ELECTRICAL CHARACTERISTICS ⁽¹⁾ (Continued)

VCC = 5.0V ± 10%, V_{LC} = 0.2V, V_{HC} = VCC - 0.2V

T-46-23-12

Symbol	Parameter	Power	6116SA45		6116SA55 ⁽³⁾		6116SA70 ⁽³⁾		6116SA90 ⁽³⁾		6116SA120 ⁽³⁾		6116SA150 ⁽³⁾		Unit
			6116LA45	6116LA55 ⁽³⁾	6116LA70 ⁽³⁾	6116LA90 ⁽³⁾	6116LA120 ⁽³⁾	6116LA150 ⁽³⁾							
I _{CC1}	Operating Power Supply Current, $\overline{CS} = V_{IL}$, Outputs Open, VCC = Max., f = 0	SA	80	90	—	90	—	90	—	90	—	90	—	90	mA
		LA	75	85	—	85	—	85	—	85	—	85	—	85	
I _{CC2}	Dynamic Operating Current, $\overline{CS} = V_{IL}$, VCC = Max., Outputs Open, f = f _{MAX} ⁽⁴⁾	SA	100	100	—	100	—	100	—	100	—	1005	—	90	mA
		LA	90	95	—	90	—	90	—	85	—	85	—	85	
I _{SB}	Standby Power Supply Current (TTL Level) $\overline{CS} \geq V_{IH}$, VCC = Max., Outputs Open, f = f _{MAX} ⁽⁴⁾	SA	25	25	—	25	—	25	—	25	—	25	—	25	mA
		LA	20	20	—	20	—	20	—	25	—	15	—	15	
I _{SB1}	Full Standby Power Supply Current (CMOS Level), $\overline{CS} \geq V_{HC}$, VCC = Max., V _{IN} ≥ V _{HC} or V _{IN} ≤ V _{LC} , f = 0	SA	2	10	—	10	—	10	—	10	—	10	—	10	mA
		LA	0.1	0.9	—	0.9	—	0.9	—	0.9	—	0.9	—	0.9	

- NOTES:
1. All values are maximum guaranteed values.
 2. 0°C to + 70°C temperature range only.
 3. -55°C to + 125°C temperature range only.
 4. f_{MAX} = 1/τ_{RC}

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES


(LA Version Only) V_{LC} = 0.2V, V_{HC} = VCC - 0.2V

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽¹⁾ VCC @		Max. VCC @		Unit	
				2.0V	3.0V	2.0V	3.0V		
V _{DR}	VCC for Data Retention	—	2.0	—	—	—	—	V	
I _{CCDR}	Data Retention Current	$\overline{CS} \geq V_{HC}$	MIL.	—	0.5	1.5	200	300	μA
			COM'L.	—	0.5	1.5	20	30	
I _{CCR} ⁽³⁾	Data Deselect to Data	V _{IN} ≥ V _{HC} or ≤ V _{LC}	—	0	—	—	—	ns	
τ _R ⁽³⁾	Operation Recovery Time	Retention Time	τ _{RC} ⁽²⁾	—	—	—	—	ns	
I _{LI}	Input Leakage Current		—	—	—	2	2	μA	

- NOTES:
1. T_A = + 25°C
 2. τ_{RC} = Read Cycle Time
 3. This parameter is guaranteed, but not tested.

LOW V_{CC} DATA RETENTION WAVEFORM

T-46-23-12



2954 drw 07

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

5




Figure 1. Output Load




Figure 2. Output Load
(for tOLZ, tCLZ, tOHZ,
tWHZ, tCHZ, tOW)

2954 drw 08

*Including scope and jig.

T-46-23-12

IDT6116SA/IDT6116LA CMOS
STATIC RAM 16K (2K X 8-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5V ± 10%, All Temperature Ranges)

Symbol	Parameter	6116SA15 ⁽¹⁾ 6116LA15 ⁽¹⁾		6116SA20 6116LA20		6116SA25 6116LA25		6116SA35 6116LA35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE										
t _{RC}	Read Cycle Time	15	—	20	—	25	—	35	—	ns
t _{AA}	Address Access Time	—	15	—	19	—	25	—	35	ns
t _{ACS}	Chip Select Access Time	—	15	—	20	—	25	—	35	ns
t _{CLZ}	Chip Select to Output in Low Z ⁽³⁾	5	—	5	—	5	—	5	—	ns
t _{OE}	Output Enable to Output Valid	—	10	—	10	—	13	—	20	ns
t _{OLZ}	Output Enable to Output in Low Z ⁽³⁾	0	—	0	—	5	—	5	—	ns
t _{CHZ}	Chip Deselect to Output in High Z ⁽³⁾	—	10	—	11	—	12	—	15	ns
t _{OHZ}	Output Disable to Output in High Z ⁽³⁾	—	8	—	8	—	10	—	13	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	5	—	5	—	ns


AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5V ± 10%, All Temperature Ranges) (Continued)

Symbol	Parameter	6116SA45 6116LA45		6116SA55 ⁽²⁾ 6116LA55 ⁽²⁾		6116SA70 ⁽²⁾ 6116LA70 ⁽²⁾		6116SA90 ⁽²⁾ 6116LA90 ⁽²⁾		6116SA120 ⁽²⁾ 6116LA120 ⁽²⁾		6116SA150 ⁽²⁾ 6116LA150 ⁽²⁾		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE														
t _{RC}	Read Cycle Time	45	—	55	—	70	—	90	—	120	—	150	—	ns
t _{AA}	Address Access Time	—	45	—	55	—	70	—	90	—	120	—	150	ns
t _{ACS}	Chip Select Access Time	—	45	—	50	—	65	—	90	—	120	—	150	ns
t _{CLZ}	Chip Select to Output in Low Z ⁽³⁾	5	—	5	—	5	—	5	—	5	—	5	—	ns
t _{OE}	Output Enable to Output Valid	—	25	—	40	—	50	—	60	—	80	—	100	ns
t _{OLZ}	Output Enable to Output in Low Z ⁽³⁾	5	—	5	—	5	—	5	—	5	—	5	—	ns
t _{CHZ}	Chip Deselect to Output in High Z ⁽³⁾	—	20	—	30	—	35	—	40	—	40	—	40	ns
t _{OHZ}	Output Disable to Output in High Z ⁽³⁾	—	15	—	30	—	35	—	40	—	40	—	40	ns
t _{OH}	Output Hold from Address Change	5	—	5	—	5	—	5	—	5	—	5	—	ns

NOTES:

- 0°C to + 70°C temperature range only.
- 55°C to + 125°C temperature range only.
- This parameter guaranteed but not tested.


TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾



2954 drw 09



TIMING WAVEFORM OF READ CYCLE NO. 2 (1, 2, 4)



2954 drw 10

NOTE:


1. WE is high for read cycle.
2. Device is continuously selected, CS = V_{IL}.
3. Address valid prior to or coincident with CS transition low.
4. OE = V_{IL}.
5. Transition is measured ±500mV from steady state with 5pF load (including scope and jig.)

IDT6116SA/IDT6116LA CMOS
 STATIC RAM 16K (2K X 8-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

TIMING WAVEFORM OF READ CYCLE NO. 3 (1, 3, 4)

T-46-23-12



NOTE:

1. WE is high for read cycle.
2. Device is continuously selected, CS = V_{IL}.
3. Address valid prior to or coincident with CS transition low.
4. OE = V_{IL}.
5. Transition is measured ±500mV from steady state with 5pF load (including scope and jig.)

2954 drw.11

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5V ± 10%, All Temperature Ranges)

Symbol	Parameter	6116SA15 ⁽¹⁾ 6116LA15 ⁽¹⁾		6116SA20 6116LA20		6116SA25 6116LA25		6116SA35 6116LA35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE										
t _{WC}	Write Cycle Time	15	—	20	—	25	—	35	—	ns
t _{CW}	Chip Select to End of Write	13	—	15	—	17	—	25	—	ns
t _{AW}	Address Valid to End of Write	14	—	15	—	17	—	25	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	12	—	12	—	15	—	20	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	0	—	ns
t _{OHZ}	Output Disable to Output in High Z ⁽³⁾	—	8	—	8	—	10	—	13	ns
t _{WHZ}	Write to Output in High Z ⁽³⁾	—	7	—	8	—	16	—	20	ns
t _{OW}	Data to Write Time Overlap	12	—	12	—	13	—	15	—	ns
t _{DH}	Data Hold from Write Time ⁽⁴⁾	0	—	0	—	0	—	0	—	ns
t _{OW}	Output Active from End of Write ^(3,4)	0	—	0	—	0	—	0	—	ns

NOTES:

1. 0°C to +70°C temperature range only.
2. -55°C to +125°C temperature range only.
3. This parameter guaranteed but not tested.
4. The specification for t_{DH} must be met by the device supplying write data to the RAM under all operation conditions. Although t_{DH} and t_{OW} values will vary over voltage and temperature, the actual t_{DH} will always be smaller than the actual t_{OW}.

T-46-23-12

IDT6116SA/IDT6116LA CMOS
STATIC RAM 16K (2K X 8-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES


AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5V ± 10%, All Temperature Ranges) (Continued)

Symbol	Parameter	6116SA45		6116SA55 ⁽²⁾		6116SA70 ⁽²⁾		6116SA90 ⁽²⁾		6116SA120 ⁽²⁾		6116SA150 ⁽²⁾		Unit
		6116LA45		6116LA55 ⁽²⁾		6116LA70 ⁽²⁾		6116LA90 ⁽²⁾		6116LA120 ⁽²⁾		6116LA150 ⁽²⁾		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE														
t _{WC}	Write Cycle Time	45	—	55	—	70	—	90	—	120	—	150	—	ns
t _{CW}	Chip Select to End of Write	30	—	40	—	40	—	55	—	70	—	90	—	ns
t _{AW}	Address Valid to End of Write	30	—	45	—	65	—	80	—	105	—	120	—	ns
t _{AS}	Address Set-up Time	0	—	5	—	15	—	15	—	20	—	20	—	ns
t _{WP}	Write Pulse Width	25	—	40	—	40	—	55	—	70	—	90	—	ns
t _{WR}	Write Recovery Time	0	—	5	—	5	—	5	—	5	—	10	—	ns
t _{OHZ}	Output Disable to Output in High Z ⁽³⁾	—	25	—	30	—	35	—	40	—	40	—	40	ns
t _{WHZ}	Write to Output in High Z ⁽³⁾	—	25	—	30	—	35	—	40	—	40	—	40	ns
t _{DW}	Data to Write Time Overlap	20	—	25	—	30	—	30	—	35	—	40	—	ns
t _{DH}	Data Hold from Write Time ⁽⁴⁾	0	—	5	—	5	—	5	—	5	—	10	—	ns
t _{OW}	Output Active from End of Write ^(3,4)	0	—	0	—	0	—	0	—	0	—	0	—	ns

NOTES:

- 0°C to +70°C temperature range only.
- 55°C to +125°C temperature range only.
- This parameter guaranteed but not tested.
- The specification for t_{DH} must be met by the device supplying write data to the RAM under all operation conditions. Although t_{DH} and t_{OW} values will vary over voltage and temperature, the actual t_{DH} will always be smaller than the actual t_{OW}.



TIMING WAVEFORM OF WRITE CYCLE NO. 1, (\overline{WE} CONTROLLED TIMING) (1, 2, 3, 7)

NOTES:


- \overline{WE} must be high during all address transitions.
- A write occurs during the overlap (t_{OW} or t_{WP}) of a low \overline{CS} and a low \overline{WE} .
- t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of the write cycle.
- During this period, the I/O pins are in the output state and the input signals must not be applied.
- If the \overline{CS} low transition occurs simultaneously with or after the \overline{WE} low transition, the outputs remain in the high impedance state.
- Transition is measured $\pm 500\text{mV}$ from steady state with a 5pF load (including scope and jig).
- If \overline{OE} is low during a \overline{WE} controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WHZ} + t_{DW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} is high during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

T-46-23-12

IDT6116SA/IDT6116LA CMOS
STATIC RAM 16K (2K X 8-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

TIMING WAVEFORM OF WRITE CYCLE NO. 2, (\overline{CS} CONTROLLED TIMING) (1, 2, 3, 5)



NOTES:

1. \overline{WE} must be high during all address transitions.
2. A write occurs during the overlap (t_{CW} or t_{WC}) of a low \overline{CS} and a low \overline{WE} .
3. $t_{WR}^{(3)}$ is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of the write cycle.
4. During this period, the I/O pins are in the output state and the input signals must not be applied.
5. If the \overline{CS} low transition occurs simultaneously with or after the \overline{WE} low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500mV$ from steady state with a 5pF load (including scope and jig).
7. If \overline{OE} is low during a \overline{WE} controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WHZ} + t_{DW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DH} . If \overline{OE} is high during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

2954 drw 13



TRUTH TABLE

Mode	\overline{CS}	\overline{OE}	\overline{WE}	I/O
Standby	H	X	X	High Z
Read	L	L	H	DATA _{OUT}
Read	L	H	H	High Z
Write	L	X	L	DATA _{IN}

CAPACITANCE (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	8	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	pF

NOTE:

1. This parameter is determined by device characterization, but is not production tested.

T-46-23-12


IDT6116SA/IDT6116LA CMOS
STATIC RAM 16K (2K X 8-BIT)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

THERMAL RESISTANCE (Typical)

Package	Pin Count	ΦJA	ΦJC	Unit
300 Mil Plastic DIP	24	54-58	28-32	°C/ WATT
600 Mil Plastic DIP	24	53-56	25-30	
300 Mil CERDIP	24	48-52	24-28	
600 Mil CERDIP	24	50-55	17-25	
Flatpack	24	85-90	24-28	
LCC	24	85-110	30-45	
LCC	28	85-90	28-35	
LCC	32	80-90	25-35	
SOIC, SOJ	24	45-70	25-30	

ORDERING INFORMATION



2954 drw 14