

Integrated Device Technology, Inc.

# 64K x 16 32K x 16 CMOS STATIC RAM MODULE

IDT8MP624L  
IDT8MP612L

## FEATURES:

- High-density CMOS static RAM module 64K x 16 organization (IDT8MP624) or 32K x 16 option (IDT8MP612)
- Fast access time
  - 70ns (max.) over commercial temperature range
- Separate Upper byte (I/O<sub>6-16</sub>) and Lower byte control allows for greater application flexibility
- Low-power consumption
- Offered in a vertically mounted 40-pin SIP (single in-line package) for maximum space-savings
- Cost-effective plastic SO's mounted on an epoxy laminate (FR-4) substrate
- Single 5V (±10%) power supply
- Inputs and outputs directly TTL-compatible

## DESCRIPTION:


The IDT8MP624L/IDT8MP612L are high-speed CMOS static RAMs constructed on an epoxy laminate substrate using four 32K x 8 static RAMs (IDT8MP624L) or two 32K x 8 static RAMs (IDT8MP612L) in plastic surface-mount packages. Functional equivalence to proposed monolithic static RAMs is achieved by utilization of an on-board decoder that interprets the higher order address A<sub>15</sub> to select one of the two 32K x 16 RAMs as the by-16 output and using  $\overline{LB}$  and  $\overline{UB}$  as two extra chip select functions for lower byte (I/O<sub>1-8</sub>) and upper byte (I/O<sub>9-16</sub>) control, respectively. (On the IDT8MP612L 32K x 16 option, A<sub>15</sub> needs to be extremely grounded for proper operation.)

The IDT8MP624L/IDT8MP612L are available with access times as fast as 70ns for commercial temperature range, with maximum operating power consumption of only 825mW (64K x 16 option). The module also offers a full standby mode of 2.2mW (max.).

The IDT8MP624L/IDT8MP612L are offered in a 40-pin FR-4 SIP package. For the 32-pin JEDEC sidebraced DIP, refer to the IDT8M624S/IDT8M612S.

All inputs and outputs of the IDT8MP624L/IDT8MP612L are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation, and providing equal access and cycle times for ease of use.

## FUNCTIONAL BLOCK DIAGRAM



COMMERCIAL TEMPERATURE RANGE


SEPTEMBER 1990

©1990 Integrated Device Technology, Inc.

8.31-1

DSC-7058/-  
1

**PIN CONFIGURATION<sup>(1)</sup>**



2708 drw 01

SIP  
SIDE VIEW

**PIN NAMES**

A0-15	Addresses
I/O1-16	Data Input/Output
CS	Chip Select
WE	Write Enable
Vcc	Power
GND	Ground
OE	Output Enable
UB	Upper Byte Control
LB	Lower Byte Control

2708 tbl 01

**NOTE:**

1. For module dimensions, please refer to module drawing M39 (8MP624L) and M40 (8MP612L) in the packaging section.
2. On the IDT8MP612L (32K x 16) option, A15 (Pin 31) requires external grounding for proper operation of the module.

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
TSTG	Storage Temperature	-55 to +125	°C
PT	Power Dissipation	1.0	W
IOUT	DC Output Current	50	mA

2708 tbl 02

**NOTE:**

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	—	6.0	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

2708 tbl 03

**NOTE:**

- V<sub>IL</sub> (min.) = -3.0V for pulse width less than 20ns.

**RECOMMENDED OPERATING TEMPERATURE AND VOLTAGE SUPPLY**

Grade	Ambient Temperature	GND	VCC
Commercial	0°C to +70°C	0V	5.0V ± 10%

2708 tbl 04

**DC ELECTRICAL CHARACTERISTICS**

(VCC = 5.0V ± 10%, TA = 0°C to +70°C)

Symbol	Parameter	Test Conditions	IDT8MP624L		IDT8MP612L		Unit
			Min.	Typ. <sup>(1)</sup> Max.	Min.	Typ. <sup>(1)</sup> Max.	
I <sub>LI</sub>	Input Leakage Current	VCC = Max., VIN = GND to VCC	—	— 15	—	— 15	µA
I <sub>LO</sub>	Output Leakage Current	VCC = Max. CS = VIH, VOUT = GND to VCC	—	— 15	—	— 15	µA
I <sub>CC1</sub>	Operating Power Supply Current	CS, UB, and LB = VIL VCC = Max., Output Open f = 0	—	20 80	—	20 80	mA
I <sub>CC2</sub>	Dynamic Operating Current	CS, UB, and LB = VIL VCC = Max., Output Open f = fMAX	—	80 150	—	80 150	mA
I <sub>SB</sub>	Standby Power Supply Current	CS ≥ VIH VCC = Max., Output Open f = fMAX	—	6 15	—	6 15	mA
I <sub>SB1</sub>	Full Standby Power Supply Current	CS ≥ VCC - 0.2V VIN ≥ VCC - 0.2V or ≤ 0.2V	—	10 400	—	10 300	µA
V <sub>OL</sub>	Output Low Voltage	IOL = 2.1mA, VCC = Min.	—	— 0.4	—	— 0.4	V
V <sub>OH</sub>	Output High Voltage	Ioh = -1.0mA, VCC = Min.	2.4	— —	2.4	— —	V

2708 tbl 05

**NOTE:**

- VCC = 5V, TA = +25°C

**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2708 b01 06





Figure 1. Output Load



2708 drw 03

Figure 2. Output Load  
(for tCLZ, tOLZ, tCHZ, tOHZ, tOW, tWHZ)

\* Including scope and jig

**AC ELECTRICAL CHARACTERISTICS**

(VCC = 5V ± 10%, TA = 0°C to +70°C)

Symbol	Parameters	IDT8MP624L70 IDT8MP612L70		IDT8MP624L85 IDT8MP612L85		IDT8MP624L100 IDT8MP612L100		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>Read Cycle</b>								
tRC	Read Cycle Time	70	—	85	—	100	—	ns
tAA	Address Access Time	—	70	—	85	—	100	ns
tACS	Chip Select Access Time	—	70	—	85	—	100	ns
tCLZ <sup>(1)</sup>	Chip Select to Output in Low Z	10	—	10	—	10	—	ns
tOE	Output Enable to Output Valid	—	40	—	50	—	60	ns
tOLZ <sup>(1)</sup>	Output Enable to Output in Low Z	5	—	5	—	5	—	ns
tCHZ <sup>(1)</sup>	Chip Select to Output in High Z	—	30	—	35	—	40	ns
tOHZ <sup>(1)</sup>	Output Disable to Output in High Z	—	30	—	35	—	40	ns
tOH	Output Hold from Address Change	5	—	5	—	5	—	ns
tPU <sup>(1)</sup>	Chip Select to Power Up Time	0	—	0	—	0	—	ns
tPD <sup>(1)</sup>	Chip Deselect to Power Down Time	—	70	—	85	—	100	ns
<b>Write Cycle</b>								
tWC	Write Cycle Time	70	—	85	—	100	—	ns
tCW	Chip Select to End of Write	65	—	75	—	90	—	ns
tAW	Address Valid to End of Write	65	—	75	—	90	—	ns
tAS	Address Setup Time	5	—	5	—	5	—	ns
tWP	Write Pulse Width	60	—	70	—	80	—	ns
tWR	Write Recovery Time	10	—	10	—	10	—	ns
tWHZ <sup>(1)</sup>	Write Enable to Output in High Z	—	30	—	35	—	40	ns
tDW	Data to Write Time Overlap	30	—	35	—	40	—	ns
tDH	Data Hold from Write Time	5	—	5	—	5	—	ns
tOW <sup>(1)</sup>	Output Active from End of Write	5	—	5	—	5	—	ns


2708 b07

**NOTE:**

1. This parameter is guaranteed by design but not tested.


8

**TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>**




2708 dnr 04

**TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>**



2708 dnr 05

**TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>**




2708 dnr 06

**NOTES:**


1. WE is High for Read Cycle.
2. Device is continuously selected, CS = V<sub>IL</sub> and UB, LB = V<sub>IL</sub> for x16 output active.
3. Address valid prior to or coincident with CS transition low.
4. OE = V<sub>IL</sub>.
5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design but not tested.

**TIMING WAVEFORM OF WRITE CYCLE NO. 1<sup>(1)</sup>**



2706 drw 07

**TIMING WAVEFORM OF WRITE CYCLE NO. 2<sup>(1, 6)</sup>**



2708 drw 08

**NOTES:**

1.  $\overline{WE}$  or  $\overline{CS}$  or  $\overline{UB}$  and  $\overline{LB}$  must be high during all address transitions.
2. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
3.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of the write cycle.
4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the output must not be applied.
5. If the  $\overline{CS}$ ,  $\overline{UB}$  and  $\overline{LB}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, outputs remain in a high impedance state.
6.  $\overline{OE}$  is continuously low ( $\overline{OE} = V_{IL}$ ).
7.  $D_{OUT}$  is the same phase of write data of this write cycle.
8. If  $\overline{CS}$ ,  $\overline{UB}$  and  $\overline{LB}$  is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
9. Transition is measured  $\pm 200\text{mV}$  from steady state. This parameter is guaranteed by design but not tested.

**TRUTH TABLE**

Mode	$\overline{CS}$	$\overline{UB}$	$\overline{LB}$	$\overline{OE}$	$\overline{WE}$	Output	Power
Standby	H	X	X	X	X	High Z	Standby
Standby	L	H	H	X	X	High Z	Standby
Read	L	L	L	L	H	DOUT 1-16	Active
Lower Byte Read	L	H	L	L	H	DOUT 1-8	Active (XB)
Upper Byte Read	L	L	H	L	H	DOUT 9-16	Active (XB)
Read	L	L	L	H	H	High Z	Active
Lower Byte Read	L	H	L	H	H	High Z	Active (XB)
Upper Byte Read	L	L	H	H	H	High Z	Active (XB)
Write	L	L	L	X	L	DIN 1-16	Active
Lower Byte Read	L	H	L	X	L	DIN 1-8	Active (XB)
Upper Byte Read	L	L	H	X	L	DIN 9-16	Active (XB)

2708 tbl 08

**CAPACITANCE<sup>(1)</sup>** ( $T_A = +25^\circ\text{C}$ ,  $f = 1.0\text{MHz}$ )


Symbol	Parameter	Conditions	Typ.	Unit
CIN	Input Capacitance	$V_{IN} = 0V$	35	pF
COUT	Output Capacitance	$V_{OUT} = 0V$	40	pF

2708 tbl 09

**NOTE:**

1. This parameter is guaranteed by design but not tested.

**ORDERING INFORMATION**



2708 drw 10