### TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

#### **Overview**

The Direct Rambus DRAM<sup>TM</sup> (Direct RDRAM<sup>TM</sup>) is a general purpose high performance memory device suitable for use in a broad range of applications including computer memory, graphics, video and any other applications where high bandwidth and low latency are required.

The 128/144-Mbit Direct Rambus DRAMs (RDRAMs) are extremely high-speed CMOS DRAMs that are organized as 8M words by 16 or 18 bits. The use of Rambus Signaling Level (RSL) technology permits 600 MHz to 800-MHz transfer rates while still using conventional system and board design technologies. Direct RDRAM devices are capable of sustained data transfers at 1.25 ns per two bytes (10 ns per 16 bytes).

The architecture of Direct RDRAMs allows the highest sustained bandwidth for multiple, simultaneous randomly addressed memory transactions. The separate control and data buses with independent row and column control yield over 95% bus efficiency. The Direct RDRAM's thirty two banks can support up to four simultaneous transactions.

System-oriented features for mobile, graphics and large memory systems include power management, byte masking and ×18 organization. The two data bits in the ×18 organization can be used either for additional storage and handwidth or for error correction.

#### **Features**

- Highest sustained bandwidth of any DRAM device:
  - 1.6 GB/s sustained data transfer rate
  - Separate control and data buses for maximized efficiency
  - Separate row and column control buses for easy scheduling and maximum performance
  - 32 banks: four transaction can take place simultaneously at full-bandwidth data rates
- Low latency features:
  - Write buffer to reduce read latency
  - Three precharge mechanisms for controller flexibility
  - Interleaved transactions
- Advanced power management:
  - Multiple low power states allows flexibility in power consumption versus time to transition to active state
  - Power-down Self-Refresh
- Uses Rambus Signaling Levels (RSL) for operation at up to 800 MHz.
- Organization: 1-Kbyte pages, and 32 banks ×16/18
  - ×18 organization allows ECC configurations or increased storage/bandwidth
  - ×16 organization for low cost applications

2000-04-27 1/74

<sup>TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

The products described in this document are subject to the foreign exchange and foreign trade laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.</sup> 

The information contained herein is subject to change without notice

The 128/144-Mbit RDRAM is offered in a CSP horizontal package suitable for desktop as well as low-profile add-in card and mobile applications.

Direct RDRAMs operate from a 2.5 volt supply.

## **Key Timing Parameters/Part Numbers**

Organization <sup>a</sup>	I/O Freg. (MHz)	Core Access Time (ns)	Part Number
256K ×16 ×32s	600	53	TC59RM716MB/RB-6
256K ×16 ×32s	711	50	TC59RM716MB/RB-7
256K ×16 ×32s	800	45	TC59RM716MB/RB-8
256K ×18 ×32s	600	53	TC59RM718MB/RB-6
256K ×18 ×32s	711	50	TC59RM718MB/RB-7
256K ×18 ×32s	800	45	TC59RM718MB/RB-8

a. The "32s" designation indicates that this RDRAM core is composed of 32 banks which use a "split" bank architecture.

# **PIN OUT and Definition** (Top View)

	Α	В	С	D	E	F	G	н	J	
12	GND		VDD				VDD		GND	12
11							·			11
10	DQA7	DQA4	CFM	CFMN	RQ5	RQ3	DQB0	DQB4	DQB7	10
9	GND	VDD	GND	GNDa	VDD	GND	VDD	VDD	GND	9
8	CMD	DQA5	DQA2	VDDa	RQ6	RQ2	DQB1	DQB5	SIO1	8
7										7
6										6
5	SCK	DQA6	DQA1	VREF	RQ7	RQ1	DQB2	DQB6	SIO0	5
4	VCMOS	GND	VDD	GND	GND	VDD	GND	GND	VCMOS	4
3	DQA8	DQA3	DQA0	CTMN	СТМ	RQ4	RQ0	DQB3	DQB8	3
2										2
1	GND		VDD				VDD		GND	1
	Α	В	С	D	E	F	G	Н	J	

Figure 1. TC59RM716(8)MB (P-TFBGA62-1312-0.80CZ (AZ)<sup>a</sup>)

	Α	В	С	D	E	F	G	н	J	
12	GND		VDD				VDD		GND	12
11										11
10	DQA8	DQA3	DQA0	CTMN	СТМ	RQ4	RQ0	DQB3	DQB8	10
9	VCMOS	GND	VDD	GND	GND	VDD	GND	GND	VCMOS	9
8	sck	DQA6	DQA1	VREF	RQ7	RQ1	DQB2	DQB6	SIO0	8
7										7
6										6
5	CMD	DQA5	DQA2	VDDa	RQ6	RQ2	DQB1	DQB5	SIO1	5
4	GND	VDD	GND	GNDa	VDD	GND	VDD	VDD	GND	4
3	DQA7	DQA4	CFM	CFMN	RQ5	RQ3	DQB0	DQB4	DQB7	3
2										2
1	GND		VDD				VDD		GND	1
	Α	В	С	D	E	F	G	Н	J	

Figure 2. TC59RM716(8)RB (P-TFBGA62-1312-0.80DZ  $(BZ)^a$ )


a. ×16: P-TFBGA62-1312-0.80CZ/DZ (DQA8 and DQB8 are no connects.)

×18: P-TFBGA62-1312-0.80AZ/BZ

Table 1. Pin Descriptions

SIGNAL	1/0	TYPE	DESCRIPTION
SIO1, SIO0	1/0	CMOS	Serial input/output. Pins for reading from and writing to the control registers using a serial access protocol. Also used for power management.
CMD	ı	смоѕ	Command input. Pins used in conjunction with SIO0 and SIO1 for reading from and writing to the control register. Also used for power management.
sck	I	смоѕ	Serial clock input. Clock source used for reading from and writing to the control registers.
VDD			Supply voltage for the RDRAM core and interface logic.
VDDa			Supply voltage for the RDRAM analog circuitry.
VCMOS			Supply voltage for the CMOS input/output pins.
GND			Ground reference for RDRAM core and interface.
GNDa			Ground reference for RDRAM analog circuitry.
DQA8DQA0	1/0	RSL	Data byte A. Nine pins which carry a byte of read or write data between the Channel and the RDRAM. DQA8 is not used by RDRAMs with a ×16 organization.
СҒМ	I	RSL	Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity.
CFMN	ı	RSL	Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity.
VREF			Logic threshold reference voltage for RSL signals.
CTMN	ı	RSL	Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity.
СТМ	ı	RSL	Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity.
RQ7RQ5 or ROW2ROW0	1	RSL	Row access control. Three pins containing control and address information for row accesses.
RQ4RQ0 or COL4COL0	ı	RSL	Column access control. Five pins containing control and address information for column accesses.
DQB8DQB0	1/0	RSL	Data byte B. Nine pins which carry a byte of read or write data between the Channel and the RDRAM. DQB8 is not used by RDRAMs with a ×16 organization.

## Figure 3. 128/144-Mbit Direct RDRAM Block Diagram





### **General Description**

Figure 3 is a block diagram of the 128/144-Mbit Direct RDRAM. It consists of two major blocks: a "core" block built from banks and sense amps similar to those found in other types of DRAM, and a Direct Rambus interface block which permits an external controller to access this core at up to 1.6 GB/s.

### Control Registers:

The CMD, SCK, SIO0 and SIO1 pins appear in the upper center of the Figure 3. They are used to write and read a block of control registers. These registers supply RDRAM configuration information to a controller and they select the operating modes of the device. The 9-bit REFR value is used for tracking the last refreshed row. Most importantly, the 5-bit DEVID value specifies the device address of the RDRAM on the Channel.

#### Clocking:

The CTM and CTMN (Clock-to-Master) pins generate TCLK (Transmit Clock), the internal clock signal used to transmit read data. The CFM and CFMN (Clock-from-Master) pins generate RCLK (Receive Clock), the internal clock signal used to receive write data and receiving the ROW and COL pins.

#### DQA, DQB Pins:

These 18 pins carry read (Q) and write (D) data across the Channel. They are multiplexed/de-multiplexed from/to two 72-bit data paths (running at one-eighth the data frequency) inside the RDRAM.

#### Banks:

The 16-Mbyte core of the RDRAM is divided into 32 0.5-Mbyte banks, each organized as 512 rows, with each row containing 64 dualocts and each dualoct containing 16 bytes. A dualoct is the smallest unit of data which can be addressed.

#### Sense Amps:

The RDRAM contains two sets of 17 sense amps. Each sense amp consists of 512 bytes of fast storage and can hold one-half of one row of one bank of the RDRAM. The sense amp may hold any of the 512 half-rows of an associated bank. However, each sense amp is shared between two adjacent banks of the RDRAM (except for sense amp numbers 0, 15, 16 and 31). This introduces the restriction that adjacent banks may not be simultaneously accessed.

### **RQ Pins:**

These pins carry control and address information. They are divided into two groups. RQ7...RQ5 also called ROW2...ROW0, and are used primarily for controlling row accesses. RQ4...RQ0 also called COL4...COL0, and are used primarily for controlling column accesses.

#### **ROW Pins:**

The principle use of these three pins is to manage the transfer of data between the banks and the sense amps of the RDRAM. These pins are demultiplexed into a 24-bit ROWA (row-activate) or ROWR (row-operation) packet.



#### COL Pins:

The principle use of these five pins is to manage the transfer of data between the DQA/DQB pins and the RDRAM's sense amps. These pins are demultiplexed into a 23-bit COLC (column-operation) packet and either a 17-bit COLM (mask) packet or a 17-bit COLX (extended-operation) packet.

## **ACT Command:**

An ACT (Active) command from a ROWA packet causes one of the 512 rows of the selected bank to be loaded into to its associated sense amps (two 256 byte sense amps for DQA and two for DQB).

### PRER Command:

A PRER (Precharge) command from a ROWR packet causes the selected bank to release its two associated sense amps, permitting a different row in that bank to be activated, or permitting adjacent banks to be activated.

#### **RD Command:**

The RD (Read) command causes one of the 64 dualocts in one of the sense amps to be transmitted on the DQA/DQB pins of the Channel.

#### **WR Command:**

The WR (Write) command causes a dualoct received from the DQA/DQB data pins of the Channel to be loaded into the write buffer. There is also space in the write buffer for the BC bank address and C column address information. The data in the write buffer is automatically retired (written with optional byte mask) to one of the 64 dualocts of one of the sense amps during a subsequent COP command. A retire can take place during a RD or WR or NOCOP to another device, or during a WR or NOCOP to the same device. The write buffer will not retire during a RD operation to the same device. The write buffer reduces the delay needed for the internal DQA/DQB data path turn-around.

### PREC Precharge:

The PREC, RDA and WRA commands are similar to NOCOP, RD and WR, except that a precharge operation is scheduled at the end of the data transfer. These command provide a second mechanism for performing precharge.

### PREX Precharge:

After a RD command, or after a WR command with no byte masking (M = 0), a COLX packet may be used to specify an extended operation (XOP). The most important XOP command is PREX. This command provides a third mechanism for performing precharge.

### **Packet Format**

Figure 4 shows the formats of the ROWA and ROWR packets on the ROW pins. Table 2 describes the fields which comprise these packets. The DR4T and DR4F bits are encoded to contain both the DR4 device address bit and a framing bit which allows the ROWA or ROWR packet to be recognized by the RDRAM.

The AV (ROWA/ROWR packet selection) bit distinguishes between the two packet types. Both the ROWA and ROWR packets provide a 5-bit device address and a 5-bit bank address. A ROWA packet uses the remaining bits to specify a 9-bit row address, and the ROWR packet uses the remaining bits for an 11-bit op-code field. Note the use of the "RsvX" notation to reserve bits for future extension of the address field.

Field Description

DR4T, DR4F Bits for framing (recognizing) a ROWA or ROWR packet. Also encodes highest device address bit.

DR3...DR0 Device address for ROWA or ROWR packet.

BR4...BR0 Bank address for ROWA or ROWR packet. RsvB denotes bits ignored by the RDRAM.

AV Selects between ROWA packet (AV = 1) or ROWR packet (AV = 0).

R8...R0 Row address for ROWA packet. RsvR denotes bits reserved for future row address extension.

ROP10...ROP0 Op-code field for ROWR packet. Specifies precharge, refresh, and power management functions.

Table 2. Field Description of ROWA and ROWR Packets

Figure 4 also shows the formats of the COLC, COLM and COLX packets on the COL pins. Table 3 describes the fields which comprise these packets.

The COLC packet uses the S (Start) bit for framing. A COLM or COLX packet is aligned with this COLC packet, and is also framed by the S bit.

The 23-bit COLC packet has a 5-bit device address, a 5-bit bank address, a 6-bit column address and a 4-bit op-code. The COLC packet can specifies a Read or Write command, as well as some power management commands.

The remaining 17-bits are interpreted as a COLM (M = 1) or COLX (M = 0) packet. A COLM packet is used for a COLC Write command which needs byte mask control. The COLM packet is associated with the COLC packet from a time tRTR earlier. A COLX packet may be used to specify an independent precharge command. It contains a 5-bit device address, a 5-bit bank address and a 5-bit op-code. The COLX packet may also be used to specify some housekeeping and power management commands. The COLX packet is framed within a COLC packet but is not otherwise associated with any other packet.

Field	Description
s	Bit for framing (recognizing) a COLC packet and indirectly for framing a COLM or COLX packet.
DC4DC0	Device address for COLC packet.
BC4BC0	Bank address for COLC packet. RsvB denotes bits reserved for future extension (controller drives 0's).
C5C0	Column address for COLC packet. RsvC denotes bits ignored by the RDRAM.
COP3COP0	Op-code field for COLC packet. Specifies read, write, precharge, and power management functions.
М	Select between COLM packet (M = 1) or COLX packet (M = 0).
MA7MA0	Byte mask write control bits. 1 = Write, 0 = No-Write. MA0 controls first byte on DQA80.
MB7MB0	Byte mask write control bits. 1 = Write, 0 = No-Write. MB0 controls first byte on DQB80.
DX4DX0	Device address for COLX packet.
BX4BX0	Bank address for COLX packet. RsvB denotes bits reserved for future extension (controller drives 0's).
XOP4XOP0	Op-code field for COLX packet. Specifies precharge, IOL control, and power management functions.

Table 3. Field Description for COLC Packet, COLM Packet and COLX Packet




Figure 4. Packet Formats

### **Field Encoding Summary**

Table 4 shows how the six device address bits are decoded for the ROWA and ROWR packets. The DR4T and DR4F encoding merges a fifth device bit with a framing bit. When neither bit is asserted, the device is not selected. Note that a broadcast operation is indicated when both bits are set. Broadcast operation would typically be used for refresh and power management commands. If the device is selected, the DM (Device Match) signal is asserted and an ACT or ROP command is performed.

DR4T	DR4F	Selects One Device	Device Match Signal (DM) <sup>a</sup>
1	1	All devices (broadcast)	DM = 1
0	1	One device selected	DM = 1 if {DEVID4DEVID0} = = {0, DR3DR0} else DM = 0
1	0	One device selected	DM = 1 if {DEVID4DEVID0} = = {1, DR3DR0} else DM = 0
0	0	No devices selected	DM = 0

Table 4. Device Field Encodings for ROWA Packet and ROWR Packet

Table 5 shows the encodings of the remaining fields of the ROWA and ROWR packets. A ROWA packet is specified by asserting the AV bit. This causes the specified row of the specified bank of this device to be loaded into the associated sense amps.

A ROWA packet is specified, when AV is not asserted. An 11-bit opcode field encodes a command for one of the banks of this device. The PRER command causes a bank and its two associated sense amps to precharge, so another row or an adjacent bank may be activated.

The REFA (Refresh-Activate) command is similar to the ACT command, except the row address comes from an internal register REFR, and REFR is incremented at the largest bank address. The REFP (Refresh-Precharge) command is identical to a PRER command.

The NAPR, NAPRC, PDNR, ATTN and RLXR commands are used for managing the power dissipation of the RDRAM and are described in more detail in "Power State Management" on page 46.

The TCEN and TCAL commands are used to adjust the output driver slew rate and they are described in more detail in "Current and Temperature Control" on page 52.

Dм <sup>а</sup>	l av			F	ROP10	ROF	O Field	d			Name	Description
DIVI	AV	10	9	8	7	6	5	4	3	2:0	Name	Description
0		_	_	_	_	_		_				No operation.
1	1				Rov	w addr					ACT	Activate row R8R0 of bank BR4BR0 of the device and move device to ATTN
1	0	1	1	0	0	0	x <sup>c</sup>	х	х	000	PRER	Precharge bank BR4BR0 of this device.
1	0	0	0	0	1	-	0	0	х	000	REFA	Refresh (activate) row REFR8REFR0 of bank BR4BR0 of device. Increment REFR if BR4BR0 = 1111 (see Figure 38).
1	0	1	0	1	0	1	0	0	х	000	REFP	Precharge bank BR4BR0 of the device after REFA (see Figure 38).
1	0	x	х	0	0	0	0	•	х	000	PDNR	Move this device into the Power Down (PDN) power state (see Figure 35).
1	0	x	x	0	0	0	1	0	×	000	NAPR	Move this device into the nap (NAP) power state (see Figure 35).
1	0	Х	Х	0	0	0	1	1	Х	000	NAPRC	Move this device into the nap (NAP) power state conditionally.
1	0	х	х	х	x	x	х	x	0	000	ATTN <sup>b</sup>	Move this device into the attention (ATTN) power state (see Figure 33).
1	0	х	х	х	×	X	x	x	1	000	RLXR	Move this device into the standby (STBY) power state (see Figure 34).
1	0	0	0	0	0	0	0	0	х	001	TCAL	Temperature calibrate this device (see Figure 40).
1	0	0	0	0	0	0	0	0	Х	010	TCEN	Temperature calibrate/enable this device (see Figure 40).
1	0	0	0	0	0	0	0	0	0	000	NOROP	No operation.

Table 5. ROWA Packet and ROWR Packet Field Encodings

- a. The DM (Device Match signal) value is determined by the DR4T, DR4F, DR3...DR0 field of the ROWA and ROWR packets.
   See Table 4.
- b. The device's power state remains unchanged for a broadcast operation (DR4T/DR4F = 1/1).
- c. An "X" entry indicates which commands may be combined. For instance, the three commands PRER/NAPRC/RLXR may be specified in one ROP value (011000111000).

a. "/ =" means "not equal to", "= =" means "equal to".

Table 6 shows the COP field encoding. The device must be in the ATTN power state in order to receive COLC packets. The COLC packet is used primarily to specify RD (Read) and WR (Write) commands. Retire operations (moving data from the write buffer to a sense amp) happen automatically. See Figure 18 for a more detailed description.

The COLC packet can also specify a PREC command, which precharges a bank and its associated sense amps. The RDA/WRA commands are equivalent to combining RD/WR with a PERC. RLXC (Relax) performs a power mode transition. See "Power State Management" on page 46.

s	DC4DC0 (selects one device) a	сорз	COP2	COP1	COP0	Command Name	Command Description
0				_	_	_	No operation.
1	/ = (DEVID4D EVID0)	_	_	_	_	1	Retire write buffer of the device.
1	==(DEVID4DEVID0)	Хb	0	0	0	NOCOP	Retire write buffer of the device.
1	== (DEVID4DEVID0)	×	0	0	1	WR	Retire write buffer of the device, then write column C5C0 of bank BC4BC0 to the write buffer.
1	== (DEVID4DEVID0)	х	0	1	0	RSRV	Reserved, no operation.
1	= = (DEVID4DEVID0)	х	0	1	1	RD	Read column C5C0 of bank BC4BC0 of the device.
1	== (DEVID4DEVID0)	х	1	0	0	PREC	Retire write buffer of the device, then precharge bank BC4BC0.
1	== (DEVID4DEVID0)	×	1	0	1	WRA	Same as WR, but precharge bank BC4BC0 after the write buffer (with new data) is retired.
1	== (DEVID4DEVID0)	х	1	1	0	RSRV	Reserved, no operation.
1	== (DEVID4DEVID0)	х	1	1	1	RDA	Same as RD, but precharge bank BC4BC0 afterwards.
1	== (DEVID4DEVID0)	1	х	х	х	RLXC	Move this device into the standby (STBY) power state.

Table 6. COLC Packet Field Encodings

Table 7 shows the COLM and COLX field encodings. The M bit is asserted to specify a COLM packet with two 8-bit byte mask fields MA and MB. If the M bit is not asserted, a COLX is specified.

It has device and bank address fields, and an opcode field. The primary use of a COLX packet is to permit an independent PREX (Precharge) command to be specified without consuming control bandwidth on the ROW pins. It is also used for the CAL (Calibrate) and SAM (Sample) current control commands (see "Current and Temperature Control" on page 52), and for the RLXX Power Mode command (see "Power State Management" on page 46).

М	DX4DX0 (selects one device)	XOP4	XOP3	XOP2	XOP1	XOP0	Command Name	Command Description
1		_			_	_	MSK	MB/MA bytemasks used by WR/WRA.
0	/ = (DEVID4DEVID0)	_			ı	-	-	No operation.
0	== (DEVID4DEVID0)	0	0	0	0	0	NOXOP	No operation.
0	== (DEVID4DEVID0)	1	Х <sup>b</sup>	х	х	0	PREX	Precharge bank BX5BX0 of the device.
0	== (DEVID4DEVID0)	х	1	х	х	0	CAL	Calibrate (drive) IOL current for the device.
0	== (DEVID4DEVID0)	х	1	1	x	0	CAL/SAM	Calibrate (drive) and sample (update) I <sub>OL</sub> current for the device.
0	==(DEVID4DEVID0)	х	х	х	1	0	RLXX	Move this device into the standby (STBY) power state.
0	== (DEVID4DEVID0)	х	х	х	х	1	RSRV	Reserved, no operation.

Table 7. COLM Packet and COLX Packet Field Encodings

a. "/ =" means "not equal to", "= =" means "equal to".

An "x" entry indicates which commands may be combined. For instance, the two commands WR/RLXC may be specified in one COP value (1001).

a. "/ =" means "not equal to", "= =" means "equal to".

b. An "x" entry indicates which commands may be combined. For instance, the two commands PREX/RLXX may be specified in one XOP value (10010).

### **DQ Packet Timing**


Figure 5 shows the timing relationship of COLC packets with D and Q data packets. This document uses a specific convention for measuring time intervals between packets: all packets on the ROW and COL pins (ROWA, ROWR, COLC, COLM and COLX) use the trailing edge of the packet as a reference point, and all packets on the DQA/DQB pins (D and Q) use the leading edge of the packet as a reference point.

A RD or RDA command will transmit a dualoct of read data Q a time t<sub>CAC</sub> later. This time includes one to five cycle of round-trip propagation delay on the Channel. The t<sub>CAC</sub> parameter may be programmed to a one of a range of values (7, 8, 9, 10, 11, or 12 t<sub>CYCLE</sub>). The value chosen depends upon the number of RDRAM devices on the Channel and the RDRAM timing bin. See Figure 31 for more information.

A WR or WRA command will receive a dualoct of write data D a time t<sub>CWD</sub> later point. This time does not need to include the round-trip propagation time for the Channel since the COLC and D packets are traveling in the same direction.

When a Q packet follows a D packet (shown in the top of the figure), a gap (tCAC - tCWD) will automatically appear between them because the tCWD value is always less than the tCAC value. There will be no gap between the two COLC packets with the WR and RD commands which schedule the D and Q packets.

When a D packet follows a Q packet (shown in the bottom of the figure), no gap is needed between them because the tCWD value is less than the tCAC value. However, a gap of tCAC – tCWD or greater must be inserted between the COLC packets with the RD and WR commands by the controller so the Q and D packets do not overlap.






Figure 5. Read (Q) and Write (D) Data Packets-Timings for t<sub>CAC</sub> = 7, 8, 9, 10, 11 or 12 t<sub>CYCLE</sub>

## **COLM Packet to D Packet Mapping**

Figure 6 shows a write operation initiated by a WR command in a COLC packet. If a subset of the 16 bytes of write data are to be written, then a COLM packet is transmitted on the COL pins a time tRTR after the COLC packet containing the WR command. The M bit of the COLM packet is set to indicate that it contains the MA and MB mask fields. Note that this COLM packet is aligned with the COLC packet which causes the write buffer to be retired. See Figure 18 for more details.

If all 16 bytes of the D data packet are to be written, then no further control information is required. The packet slot which would have been used by the COLM packet (tRTR after the COLC packet) is available to be used as a COLX packet. This could be used for a PREX Precharge command or for a housekeeping command (this case is not shown). The M bit is not asserted in a COLX packet and causes all 16 bytes of the previous WR command to be written unconditionally. Note that a RD command will never need a COLM packet, and will always be able to use the COLX packet option (a read operation has no need for the byte-write-enable control bits).

Figure 6 also shows the mapping between the MA and MB fields of the COLM packet and the bytes of the D packet on the DQA and DQB pins. Each mask bit controls whether a byte of data is written (= 1) or not written (= 0).




Figure 6. Mapping Between COLM Packet and D Packet for WR Command

### **ROW-to-ROW Packet Interaction**




Figure 7. ROW-to-ROW Packet interaction-Timing

Figure 7 shows two packets on the ROW pins separated by an interval  $t_{RRDELAY}$  which depends upon the packet contents. No other ROW packets are sent to banks {Ba, Ba + 1, Ba - 1} between packet "a" and packet "b" unless noted otherwise. Table 8 summarizes the  $t_{RRDELAY}$  values for all possible cases.

Cases RR1 through RR4 show two successive ACT commands. In case RR1, there is no restriction since the ACT commands are to different devices. In case RR2 the tRR restriction applies to the same device with non-adjacent banks. Cases RR3 and RR4 are illegal (as shown) since bank Ba needs to be precharged. If a PRER to Ba, Ba + 1, or Ba - 1 is inserted, tRRDELAY is tRC (tRAS to the PRER command, and tRP to the next ACT).

Cases RR5 through RR8 show an ACT command followed by a PRER command. In cases RR5 and RR6, there are no restrictions since the commands are to different devices or to non-adjacent banks of the same device. In cases RR7 and RR8, the tRAS restriction means the activated bank must wait before it can be precharged.

Cases RR9 through RR12 show a PRER command followed by an ACT command. In case RR9 and RR10, there are essentially no restrictions since the commands are to different devices or to non-adjacent banks of the same device. RR10a and RR10b depend upon whether a bracketed bank (Ba ± 1) is precharged or activated. In cases RR11 and RR12, the same and adjacent banks must all wait t<sub>RP</sub> for the sense amp and bank to precharge before being activated.

Cases RR13 through RR16 summarize the combinations of two successive PRER commands. In case RR13 there is no restriction since two devices are addressed. In RR14, the tpp applies, since the same device is addressed. In RR15 and RR16, the same bank or an adjacent bank may be given repeated PRER commands with only the tpp restriction.

Two adjacent banks can't be activated simultaneously. A precharge command to one bank will thus affect the state of adjacent banks (and sense amps). If bank Ba is activated and a PRER is directed to Ba, then bank Ba will be precharged along with sense amps Ba - 1/Ba and Ba/Ba + 1. If bank Ba + 1 is activated and PRER is directed to Ba, then bank Ba + 1 will be precharged along with sense amps Ba/Ba + 1 and Ba + 1/ Ba + 2. If bank Ba - 1 is activated and a PRER is directed to Ba, then bank Ba - 1 will be precharged along with sense amps Ba/Ba - 1 and Ba - 1/ Ba - 2.

A ROW packet may contain commands other than ACT and PRER. The REFA and REFP commands are equivalent to ACT and PRER for interaction analysis purposes. The interaction rules of the NAPR, NAPRC, PDNR, RLXR, ATTN, TCAL, and TCEN commands are discussed in later sections.

Table 8. ROW-to-ROW Packet Interaction Rules

Case #	ROPa	Da	Ва	Ra	ROPb	Db	Bb	Rb	<sup>t</sup> RRDELAY	Example
RR1	ACT	Da	Ва	Ra	ACT	/ = Da <sup>a</sup>	xxxx	xx	<sup>†</sup> PACKET	Figure 12
RR2	ACT	Da	Ва	Ra	ACT	= = Da	/ = {Ba, Ba + 1, Ba − 1}	xx	t <sub>RR</sub>	Figure 12
RR3	ACT	Da	Ва	Ra	ACT	== Da	== {Ba + 1, Ba - 1}	xx	t <sub>RC</sub> – illegal unless PRER to Ba/Ba + 1/Ba – 1	Figure 11
RR4	ACT	Da	Ва	Ra	ACT	== Da	== {Ba}	xx	t <sub>RC</sub> – illegal unless PRER to Ba/Ba + 1/Ba – 1	Figure 11
RR5	ACT	Da	Ва	Ra	PRER	/ = Da	xxxx	xx	<sup>†</sup> PACKET	Figure 12
RR6	ACT	Da	Ва	Ra	PRER	= = Da	/ = {Ba, Ba + 1, Ba - 1}	XX	<sup>†</sup> PACKET	Figure 12
RR7	ACT	Da	Ва	Ra	PRER	= = Da	== {Ba + 1, Ba - 1}	xx	tras tras	Figure 11
RR8	ACT	Da	Ва	Ra	PRER	= = Da	== {Ba}	xx	<sup>t</sup> RAS	Figure 16
RR9	PRER	Da	Ва	Ra	ACT	/ = Da	xxxx	xx	<sup>†</sup> PACKET	Figure 13
RR10	PRER	Da	Ва	Ra	ACT	== Da	/ = {Ba, Ba ± 1, Ba ± 2}	xx	<sup>‡</sup> PACKET	Figure 13
RR10a	PRER	Da	Ва	Ra	ACT	== Da	= = {Ba + 2}	xx	tPACKET/tRP – if Ba + 1 is precharged/ activated.	
RR10b	PRER	Da	Ва	Ra	ACT	= = Da	== {Ba - 2}	xx	tPACKET/tRP - if Ba - 1 is precharged/ activated.	
RR11	PRER	Da	Ва	Ra	ACT	= = Da	== {Ba + 1, Ba - 1}	XX	t <sub>RP</sub>	Figure 11
RR12	PRER	Da	Ва	Ra	ACT	== Da	== {Ba}	xx	t <sub>RP</sub>	Figure 11
RR13	PRER	Da	Ва	Ra	PRER	/ = Da	xxxx	xx	<sup>†</sup> PACKET	Figure 13
RR14	PRER	Da	Ва	Ra	PRER	= = Da	/ = {Ba, Ba + 1, Ba - 1}	xx	tpp	Figure 13
RR15	PRER	Da	Ва	Ra	PRER	= = Da	== {Ba + 1, Ba - 1}	xx	tpp	Figure 13
RR16	PRER	Da	Ва	Ra	PRER	= = Da	== {Ba}	xx	tpp	Figure 13

a. "/ =" means "not equal to", "= =" means "equal to".

## **ROW-to-COL Packet Interaction**

Figure 8 shows two packets on the ROW and COL pins. They must be separated by an interval tRCDELAY which depends upon the packet contents. Table 9 summarizes the tRCDELAY values for all possible cases. Note that if the COL packet is earlier than the ROW packet, it is considered a COL to ROW packet interaction.

Cases RC1 through RC5 summarize the rules when the ROW packet contains an ACT command. Figure 16 and Figure 17 show examples of RC5-an activation followed by a read or write. RC4 is an illegal situation, since a read or write of a precharged banks is being attempted (remember that for a bank to be activated, adjacent banks must be precharged). In cases RC1, RC2 and RC3, there is no interaction of the ROW and COL packets.




Figure 8. ROW-to-COL Packet Interaction Timing

Cases RC6 through RC9 summarize the rules when the ROW packet has a PRER command. There is either no interaction (RC6 through RC9), or an illegal situation with a read or write of a precharged bank (RC9).

The COL pins can also schedule a precharge operation with a RDA, WRA or PREC command in a COLC packet or a PREX command in a COLX packet. The constraints of these precharge operations may be converted to equivalent PRER command constraints using the rules summarized in Figure 15.

Case #	ROPa	Da	Ba	Ra	СОРЬ	Db	ВЬ	СЬ1	tRCDELAY	Example
RC1	ACT	Da	Ва	Ra	NOCOP, RD, retire	/ = Da <sup>a</sup>	xxxx	xx	0	
RC2	ACT	Da	Ва	Ra	NOCOP	= = Da	xxxx	xx	0	
RC3	ACT	Da	Ва	Ra	RD, retire	= = Da	/ = {Ba, Ba + 1, Ba - 1}	XX	0	
RC4	ACT	Da	Ba	Ra	RD, retire	= = Da	= = {Ba + 1, Ba - 1}	xx	Illegal	
RC5	ACT	Da	Ва	Ra	RD, retire	= = Da	== Ba	XX	t <sub>RCD</sub>	Figure 16
RC6	PRER	Da	Ва	Ra	NOCOP, RD, retire	/ = Da	xxxx	xx	0	
RC7	PRER	Da	Ba	Ra	NOCOP	= = Da	xxxx	xx	0	
RC8	PRER	Da	Ва	Ra	RD, retire	= = Da	/ = {Ba, Ba + 1, Ba - 1}	XX	0	
RC9	PRER	Da	Ва	Ra	RD, retire	= = Da	= = {Ba + 1, Ba - 1}	xx	Illegal	

Table 9, ROW-to-COL Packet Interaction Rules

a. "/ =" means "not equal to", "= =" means "equal to".

## **COL-to-COL Packet Interaction**




Figure 9. COL-to-COL Packet Interaction Timing

Figure 9 shows three arbitrary packets on the COL pins. Packets "b" and "c" must be separated by an interval tCCDELAY which depends upon the command and address values in all three packets. Table 10 summarizes the tCCDELAY values for all possible cases.

Cases CC1 through CC5 summarize the rules for every situation other than the case when COPb is a WR command and COPc is a RD command. In CC3, when a RD command is followed by a WR command, a gap of tCAC – tCWD must be inserted between the two COL packets. See Figure 5 for more explanation of why this gap is needed. For cases CC1, CC2, CC4, and CC5, there is no restriction (tCCDELAY is tCC).

In case CC6 through CC10, COPb is a WR command and COPc is a RD command. The tccdelay value needed between these two packets depends upon the command and address in the packet with COPa. In particular, in case CC6 when there is WR-WR-RD command sequence directed to the same device, a gap will be needed between the packets with COPb and COPc. The gap will need a COLC packet with a NOCOP command directed to any device in order to force an automatic retire to take place. Figure 19 (right) provides a more detailed explanation of this case.

In case CC10, there is a RD-WR-RD sequence directed to the same device. If a prior write to the same device is unretired when COPa is issued, then a gap will be needed between the packets with COPb and COPc as in case CC6. The gap will need a COLC packet with a NOCOP command directed to any device in order to force an automatic retire to take place.

Cases CC7, CC8, and CC9 have no restriction (tCCDELAY is tCC).

Case #	COPa	Da <sup>a</sup>	Ва	Ca1	СОРЬ	Db	Bb	Cb1	COPc	Dc <sup>a</sup>	Вс	Cc1	<sup>†</sup> CCDELAY	Example
CC1	xxxx	xxxxx	XX	XX	NOCOP	Db	Bb	Cb1	XXXX	xxxxx	XX	XX	tcc	
CC2	xxxx	xxxxx	XX	XX	RD, WR	Db	Bb	Cb1	NOCOP	XXXXX	XX	XX	tcc	
ссз	xxxx	xxxxx	xx	XX	RD	Db	Bb	Cb1	WR	xxxxx	xx	xx	t <sub>CC</sub> + t <sub>CAC</sub> - t <sub>CWD</sub>	Figure 5
CC4	xxxx	xxxxx	XX	XX	RD	Db	Bb	Cb1	RD	xxxxx	XX	XX	tcc	Figure 16
CC5	XXXX	xxxxx	XX	XX	WR	Db	Bb	Cb1	WR	XXXXX	XX	XX	tcc	Figure 17
CC6	WR	== Db	Х	XX	WR	Db	Bb	Cb1	RD	= = Db	XX	XX	tRTR	Figure 19
CC7	WR	== Db	Х	XX	WR	Db	Bb	Cb1	RD	/≃Db	XX	xx	tcc	
CC8	WR	/ = Db	Х	XX	WR	Db	Bb	Cb1	RD	= = Db	XX	XX	tcc	
CC9	NOCOP	= = Db	Х	XX	WR	Db	Bb	Cb1	RD	= = Db	XX	XX	tcc	
CC10	RD	== Db	Х	XX	WR	Db	Bb	Cb1	RD	= = Db	XX	XX	toc	

Table 10. COL-to-COL Packet Interaction Rules

a. "/ =" means "not equal to", "= =" means "equal to".

### **COL-to-ROW Packet Interaction**




Figure 10. COL-to-ROW Packet Interaction Timing

Figure 10 shows arbitrary packets on the COL and ROW pins. They must be separated by an interval tCRDELAY which depends upon the command and address values in the packets. Table 11 summarizes the tCRDELAY value for all possible cases.

Cases CR1, CR2, CR3, and CR9 show no interaction between the COL and ROW packets, either because one of the commands is a NOP or because the packets are directed to different devices or to non-adjacent banks.

Case CR4 is illegal because an already-activated bank is to be re-activated without being precharged. Case CR5 is illegal because an adjacent bank can't be activated or precharged until bank Ba is precharged first.

In case CR6, the COLC packet contains a RD command, and the ROW packet contains a PRER command for the same bank. The tRDP parameter specifies the required spacing. Likewise, in case CR7, the COLC packet causes an automatic retire to take place, and the ROW packet contains a PRER command for the same bank. The tRTP parameter specifies the required spacing.

Case CR8 is labeled "Hazardous" because a WR command should always be followed by an automatic retire before a precharge is scheduled. Figure 20 shows an example of what can happen when the retire is not able to happen before the precharge.

For the purposes of analyzing COL-to-ROW interactions, the PREC, WRA, and RDA commands of the COLC packet are equivalent to the NOCOP, WR, and RD commands. These commands also cause a precharge operation to take place. This precharge may converted to an equivalent PRER command on the ROW pins using the rules summarized in Figure 15.

A ROW packet may contain commands other than ACT or PRER. The REFA and REFP commands are equivalent to ACT and PRER for interaction analysis purposes. The interaction rules of the NAPR, PDNR, and RLXR commands are discussed in a later section.

Case #	COPa	Da	Ва	Ca1	ROPb	Db <sup>a</sup>	Вь	Rb	<sup>t</sup> CRDELAY	Example
CR1	NOC OP	Da	Ва	Ca1	<b>xx</b>	xxxx	xxxx	XX	0	
CR2	RD/W R	Da	Ва	Ca1	xx	/ = Da	xxxx	XX	0	
CR3	RD/W R	Da	Ва	Ca1	xx	= = Da	/ = {Ba, Ba + 1, Ba - 1}	XX	0	
CR4	RD/W R	Da	Ва	Ca1	ACT	== Da	= = {Ba}	xx	Illegal	
CR5	RD/W R	Da	Ва	Ca1	ACT	== Da	= = {Ba + 1, Ba - 1}	xx	Illegal	
CR6	RD	Da	Ba	Ca1	PRER	== Da	= = {Ba, Ba + 1, Ba - 1}	XX	t <sub>RDP</sub>	Figure 16
CR7	retireb	Da	Ва	Ca1	PRER	== Da	= = {Ba, Ba + 1, Ba - 1}	XX	t <sub>RTP</sub>	Figure 17
CR8	WR	Da	Ba	Ca1	PRER	= = Da	= = {Ba, Ba + 1, Ba - 1}	XX	0	Figure 20
CR9	XXXX	Da	Ва	Ca1	NOROP	xxxx	xxxx	XX	0	

Table 11. COL-to-ROW Packet Interaction Rules

- a. "/ =" means "not equal to", "= =" means "equal to".
- b. This is any command which permits the write buffer of device Da to retire. "Ba" is the bank address in the write buffer.
- This situation is hazardous because the write buffer will be left unretired while the targeted bank is precharged.

## **ROW-to-ROW Examples**

Figure 11 shows examples of some of the ROW-to-ROW packet spacings from Table 8. A complete sequence of activate and precharge commands is directed to a bank. The RR8 and RR12 rules apply to this sequence. In addition to satisfying the tRAS and tRP timing parameters, the separation between ACT commands to the same bank must also satisfy the tRC timing parameter (RR4).

When a bank is activated, it is necessary for adjacent banks to remain precharged. As a result, the adjacent banks will also satisfy parallel timing constraints; in the example the RR11 and RR3 rules are analogous to the RR12 and RR4 rules.




Figure 11. ROW Packet Example

Figure 12 shows examples of the ACT-to-ACT (RR1, RR2) and ACT-to-PRER (RR5, RR6) command spacings from Table 8. In general, the commands in ROW packets may be spaced an interval tPACKET apart unless they are directed to the same or adjacent banks, or unless they are of a similar command type (both PRER or both ACT) and directed to the same device.




Figure 12. ROW Packet Examples

Figure 13 shows an example of the PRER to PRER (RR13, RR14) and PRER to ACT (RR9, RR10) command spacings from Table 8. The RR15 and RR16 cases (PRER to PRER to same or adjacent banks) are not shown, but are similar to RR14. In general, the commands in ROW packets may be spaced an interval tPACKET apart unless they are directed to the same or adjacent banks, or unless they are of a similar command type (both PRER or both ACT) and directed to the same device.




Figure 13. ROW Packet Examples

### **ROW and Column Cycle Description**

#### Activate:

A row cycle begins with the activate (ACT) operation. The activation process is destructive; the act of sensing the value of a bit in a bank's storage cell transfers the bit to the sense amp, but leaves the original bit in the storage cell with an incorrect value.

### Restore:

Because the activation process is destructive, a hidden operation called restore is automatically performed. The restore operation rewrites the bits in the sense amp back into the storage cells of the activated row of the bank.

## Read/Write:

While the restore operation takes place, the sense amp may be read (RD) or written (WR) using column operations. If new data is written into the sense amp, it is automatically forwarded to the storage cells of the bank so that the data in the activated row and the data in the sense amp remain identical.

#### Precharge:

When both the restore operation and the column operations are completed, the sense amp and bank are precharged (PRE). This leaves them in the proper state to begin another activate operation.

#### Intervals:

The activate operation requires the interval tRCD,MIN to complete. The hidden restore operation requires the interval tRAS,MIN – tRCD,MIN to complete. Column read and write operations are also performed during the tRAS,MIN – tRCD,MIN interval (if more than about four column operations are performed, this interval must be increased). The precharge operation requires the interval tRP,MIN to complete.

#### Adjacent Banks:

A RDRAM with a "s" designation (256K ×32s ×16/18) indicates it contains "split banks". This means that the sense amps are shared between two adjacent banks. The only exception is that sense amp 0, 15, 16, 31 which are not shared. When a row in a bank is activated, the two adjacent sense amps are connected to (associated with) that bank and are not available for use by the two adjacent banks. These two adjacent banks must remain precharged while the selected bank goes through its activate, restore, read/write and precharge operations.

For example (referring to the block diagram of Figure 3), if bank 5 is accessed, sense amp 4/5 and sense amp 5/6 will both be loaded with one of the 512 rows (with 512 bytes loaded into each sense amp from the 1K byte row-256 bytes to the DQA side and 256 bytes to the DQB side). While this row from bank 5 is being accessed, no rows may be accessed in banks 4 or 6 because of the sense amp sharing.

### **Precharge Mechanisms**

Figure 14 shows an example of precharge using the ROWR packet mechanism. The PRER command must occur translate the ACT command and translate the ACT command. This timing will serve as a baseline against which the other precharge mechanisms can be compared.






Figure 14. Precharge with PRER Command in ROWR Packet

Figure 15 (top) shows an example of precharge with a RDA command. A bank is activated with a ROWA packet on the ROW pins. Then, a series of four dualocts are read with RD commands in COLC packets on the COL pins. The fourth of these commands is a RDA, which causes the bank to automatically precharge when the final Read has finished. The timing of this automatic precharge is equivalent to a PRER command in a ROWR packet on the ROW pins that is offset tofffp from the COLC packet with the RDA command. The RDA command should be treated as a RD command in a COLC packet as well as a simultaneous (but offset) PRER command in a ROWR packet when analyzing interactions with other packets.

Figure 15 (middle) shows an example of precharge with a WRA command. As in the RDA example, a bank is activated with a ROWA packet on the ROW pins. Then, two dualocts are written with WR commands in COLC packets on the COL pins. The second of these commands is a WRA, which causes the bank to automatically precharge when the final write has been retired. The timing of this automatic precharge is equivalent to a PRER command in a ROWR packet on the ROW pins that is offset tofffp from the COLC packet that causes the automatic retire. The WRA command should be treated as a WR command in a COLC packet as well as a simultaneous (but offset) PRER command in a ROWR packet when analyzing interactions with other packets. Note that the automatic retire is triggered by a COLC packet trte after the COLC packet with the WR command unless the second COLC contains a RD command to the same device. This is described in more detail in Figure 18.

Figure 15 (bottom) shows an example of precharge with a PREX command in a COLX packet. A bank is activated with a ROWA packet on the ROW pins. Then a series of four dualocts are read with RD commands in COLC packets on the COL pins. The fourth of these COLC packets includes a COLX packet with a PREX command. This causes the bank to precharge with timing equivalent to a PRER command in a ROWR packet on the ROW pins that is offset toffp from the COLX packet containing the PREX command.




Figure 15. Offsets for Alternative Precharge Mechanisms

### **Read Transaction Example**

Figure 16 shows an example of a read transaction. It begins by activating a bank with an ACT a0 command in a ROWA packet. A time tRCD later a RD a1 command is issued in a COLC packet. Note that the ACT command includes the device, bank, and row address (abbreviated as a0) while the RD command includes device, bank, and column address (abbreviated as a1). A time tCAC after the RD command the read data dualoct Q (a1) is returned by the device. Note that the packets on the ROW and COL pins use the end of the packet as a timing reference point, while the packets on the DQA/DQB pins use the beginning of the packet as a timing reference point.

A time t<sub>CC</sub> after the first COLC packet on the COL pins a second COLC packet is issued. It contains a RD a2 command. The a2 address has the same device and bank address as the a1 address (and a0 address), but a different column address. t<sub>CAC</sub> after the second RD command a second read data dualoct Q (a2) is returned by the device.

Next, a PRER a3 command is issued in a ROWR packet on the ROW pins. This causes the bank to precharge so that a different row may be activated in a subsequent transaction or so that an adjacent bank may be activated. The a3 address includes the same device and bank address as the a0, a1 and a2 addresses. The PRER command must occur a time transport or more after the original ACT command (the activation operation in any DRAM is destructive, and the contents of the selected row must be restored from the two associated sense amps of the bank during the transport interval). The PRER command must also occur transport or more after the last RD command. Note that the transport of transport of transport of the transport of transport of the transport of the transport of the transport of transport of the transport of trans

Finally, an ACT b0 command is issued in a ROWR packet on the ROW pins. The second ACT command must occur tRC or more after the first ACT command and a time tRP or more after the PRER command. This ensures that the bank and its associated sense amps are precharged. This example assumes that the second transaction has the same device and bank address as the first transaction, but a different row address. Transaction b may not be started until transaction a has finished. However, transactions to other banks or other devices may be issued during transaction a.




Figure 16. Read Transaction Example

#### Write Transaction Example

Figure 17 shows an example of a write transaction. It begins by activating a bank with an ACT a0 command in a ROWA packet. A time tRCD – tRTR later a WR a1 command is issued in a COLC packet (note that the tRCD interval is measured to the end of the COLC packet with the first retire command). Note that the ACT command includes the device bank and row address (abbreviated as a0) while the WR command includes device, bank and column address (abbreviated as a1). A time tCWD after the WR command the write data dualoct D (a1) is issued. Note that the packets on the ROW and COL pins use the end of the packet as a timing reference point, while the packets on the DQA/DQB pins use the beginning of the packet as a timing reference point.

A time tCC after the first COLC packet on the COL pins a second COLC packet is issued. It contains a WR a2 command. The a2 address has the same device and bank address as the a1 address (and a0 address), but a different column address. A time tCWD after the second WR command a second write data dualoct D (a2) is issued.

A time tRTR after each WR command an optional COLM packet MSK (a1) is issued at the same time a COLC packet is issued causing the write buffer to automatically retire. See Figure 18 for more details on the write/retire mechanism. If a COLM packet is not used, all data bytes are unconditionally written. If the COLC packet which causes the write buffer to retire is delayed, then the COLM packet (if used) must also be delayed.

Next, a PRER a3 command is issued in a ROWR packet on the ROW pins. This causes the bank to precharge so that a different row may be activated in a subsequent transaction or so that an adjacent bank may be activated. The a3 address includes the same device and bank address as the a0, a1, and a2 addresses. The PRER command must occur a time tras or more after the original ACT command (the activation operation in any DRAM is destructive, and the contents of the selected row must be restored from the two associated sense amps of the bank during the tras interval).

A PRER a3 command is issued in a ROWR packet on the ROW pins. The PRER command must occur a time tRTP or more after the last COLC which causes an automatic retire.

Finally, an ACT b0 command is issued in a ROWR packet on the ROW pins. The second ACT command must occur a time tRC or more after the first ACT command and a time tRP or more after the PRER command. This ensures that the bank and its associated sense amps are precharged. This example assumes that the second transaction has the same device and bank address as the first transaction, but a different row address. Transaction b may not be stated until transaction a has finished. However, transactions to other banks or other devices may be issued during transaction a.




Figure 17. Write Transaction Example

### Write/Retire Examples

The process of writing a dualoct into a sense amp in a RDRAM bank occurs in two steps. The first step consists of transporting the write command, write address, and write data into the write buffer. The second step happens when the RDRAM automatically retires the write buffer (with an optional byte mask) into the sense amp. This two-step write process reduces the natural turn-around delay due to the internal bidirectional data pins.

Figure 18 (left) shows an example of this two-step process. The first COLC packet contains the WR command and an address specifying the device, bank and column. The write data dualoct follows a time tCWD later. This information is loaded into the write buffer of the specified device. The COLC packet which follows a time tRTR later will retire the write buffer. The retire will happen automatically unless (1) a COLC packet is not framed (no COLC packet is present and the S bit is zero), or (2) the COLC packet contains a RD command to the same device. If the retire does not take place at a time tRTR after the original WR command, then the device continues to frame COLC packets, looking for the first that is not a RD directed to itself. A byte mask MSK (a1) may be supplied in a COLM packet aligned with the COLC that retires the write buffer a time tRTR after the WR command.

The memory controller must be aware of this two-step write/retire process. Controller performance can be improved, but only if the controller design accounts for several side effects.




Figure 18. Normal Retire (left) and Retire/Read Ordering (right)

Figure 18 (right) shows the first of these side effects. The first COLC packet has a WR command which loads the address and data into the write buffer. The third COLC causes an automatic retire of the write buffer to the sense amp. The second and fourth COLC packets (which bracket the retire packet) contain RD commands with the same device, bank and column address as the original WR command. In other words, the same dualoct address that is written is read both before and after it is actually retired. The first RD returns the old dualoct value from the sense amp before it is overwritten. The second RD returns the new dualoct value that was just written.

Figure 19 (left) shows the result of performing a RD command to the same device in the same COLC packet slot that would normally be used for the retire operation. The read may be to any bank and column address; all that matters is that it is to the same device as the WR command. The retire operation and MSK (a1) will be delayed by tPACKET as a result. If the RD command used the same bank and column address as the WR command, the old data from the sense amp would be returned. If many RD commands, to the same device were issued instead of the single one that is shown, then the retire operation would be held off an arbitrarily long time. However, once a RD to another device or a WR or NOCOP to any device is issued, the retire will take place. Figure 19 (right) illustrates a situation in which the controller wants to issue a WR-WR-RD COLC packet sequence, with all commands addressed to the same device, but addressed to any combination of banks and columns.

The RD will prevent a retire of the first WR from automatically happening. But the first dualoct D (a1) in the write buffer will be overwritten by the second WR dualoct D (b1) if the RD command is issued in the third COLC packet. Therefore, it is required in this situation that the controller issue a NOCOP command in the third COLC packet, delaying the RD command by a time tPACKET. This situation is explicitly shown in Table 10 for cases in which tCCDELAY is equal to tRTR.




Figure 19. Retire Held off by Read (left) and Controller Forcing WWR Gap (right)

Figure 20 shows a possible result when a retire is held off for a long time (an extended version of Figure 19 (left)). After a WR command, a series of six RD commands are issued to the same device (but to any combination of bank and column addresses). In the meantime, the bank Ba to which the WR command was originally directed is precharged, and a different row Rc is activated. When the retire is automatically performed, it is made to this new row, since the write buffer only contains the bank and column address, not the row address. The controller can ensure that this does not happen by never precharging a bank with an unretired write buffer. Note that in a system with more than one RDRAM, there will never be more than two RDRAMs with unretired write buffers. This is because a WR command issued to one device automatically retires the write buffers of all other devices written a time trtp before or earlier.




Figure 20. Retire Held off by Reads to Same Device, Write Buffer Retired to New Row

### Interleaved Write Example

Figure 21 shows an example of an interleaved write transaction. Transactions similar to the one presented in Figure 17 are directed to non-adjacent banks of a single RDRAM. This allows a new transaction to be issued once every tRR interval rather than once every tRC interval (four times more often). The DQ data pin efficiency is 100% with this sequence.

With two dualocts of data written per transaction, the COL, DQA and DQB pins are fully utilized. Banks are precharged using the WRA autoprecharge option rather than the PRER command in a ROWR packet on the ROW pins.

In this example, the first transaction is directed to device Da and bank Ba. The next three transactions are directed to the same device Da, but need to use different, non-adjacent banks Bb, Bc and Bd so there is no bank conflict. The fifth transaction could be redirected back to bank Ba without interference, since the first transaction would have completed by then (tRC has elapsed). Each transaction may use any value for row address (Ra, Rb, ···) and column address (Ca1, Ca2, Cb1, Cb2, ···).




Figure 21. Interleaved Write Transaction with Two Dualocts Data Length

### **Interleaved Read Example**

Figure 22 shows an example of an interleaved read transaction. Transactions similar to the one presented in Figure 16 are directed to non-adjacent banks of a single RDRAM. The address sequence is identical to the one used in the previous write example. The DQ data pins efficiency is also 100%.

The only difference with the write example (aside from the use of the RD command rather than the WR command) is the use of the PREX command in a COLX packet to precharge the banks rather than the RDA command. This is done because the PREX is available for a read transaction but is not available for a masked write transaction.




Figure 22. Interleaved Read Transaction with Two Dualocts Data Length

#### Interleaved RRWW Example

Figure 23 shows a steady-state sequence of two-dualoct RD/RD/WR/WR... transactions directed to non-adjacent banks of a single RDRAM. This is similar to the interleaved write and read examples in Figure 21 and Figure 22, except that bubble cycles need to be inserted by the controller at read/write boundaries. The DQ data pin efficiency for the example in Figure 23 is 32/42 or 76%. If there were more RDRAMs on the Channel, the DQ pin efficiency would approach 32/34 or 94% for the two-dualoct RRWW sequence (this case is not shown).

In Figure 23, the first bubble-type tCBUB1 is inserted by the controller between a RD and a WR command on the COL pins. This bubble accounts for the round-trip propagation delay that is seen by read data, and is explained in detail in Figure 5. This bubble appears on the DQA and DQB pins as tDBUB1 between a write data dualoct D and a read data dualoct Q. This bubble also appears on the ROW pins as tRBUB1.

The second bubble-type tCBUB2 is inserted (as a NOCOP command) by the controller between a WR command and a RD command on the COL pins when there is a WR-WR-RD sequence directed at a single device. This bubble enables write data to be retired from the write buffer without being lost, and is explained in detail in Figure 19. There would be no bubble if address c0 and address d0 were directed at different devices. This bubble appears on the DQA and DQB pins as tDBUB2 between a write data dualoct D and a read data dualoct Q. This bubble also appears on the ROW pins as tRBUB2.




Figure 23. Interleaved RRWW Sequence with Two Dualocts Data Length

### **Control Register Transactions**

The RDRAM has two CMOS input pins SCK and CMD, and two CMOS input/output pins SIO0 and SIO1. These provide serial access to a set of control registers in the RDRAM. These control registers provide configuration information to the controller during the initialization process. They also allow an application to select the appropriate operating mode for the RDRAM.

SCK (Serial Clock) and CMD (Command) are driven by the controller to all RDRAMs in parallel. SIO0 and SIO1 are connected (in a daisy chain fashion) from one RDRAM to the next. In normal operation, the data on SIO0 is repeated on SIO1, which connects to SIO0 of the next RDRAM (the data is repeated from SIO1 to SIO0 for a read data packet). The controller connects to SIO0 of the first RDRAM.




Figure 24. Serial Write (SWR) Transaction to Control Register

Write and read transactions are each composed of four packets, as shown in Figure 24 and Figure 25.

Each packet consists of 16 bits, as summarized in Table 12 and Table 13. The packet bits are sampled on the falling edge of SCK. A transaction begins with a SRQ (Serial Request) packet. This packet is framed with a 11110000 pattern on the CMD input (note that the CMD bits are sampled on both the falling and rising edges of SCK). The SRQ packet contains the SOP3...SOP0 (Serial Op-code) field, which selects the transaction type. The SDEV5...SDEV0 (Serial Device address) selects one of the 32 RDRAMs. If SBC (Serial Broadcast) is set, then all RDRAMs are selected. The SA (Serial Address) packet contains a 12 bit address for selecting a control register.

A write transaction has a SD (Serial Data) packet next. This contains 16 bits of data that is written into the selected control register. An SINT (serial interval) packet is last, providing some delay for any side-effects to take place. A read transaction has a SINT packet, then a SD packet. This provides a delay for the selected RDRAM to access the control register. The SD read data packet travels in the opposite direction (towards the controller) from the other packet types. The SCK cycle time will accommodate the total delay.




Figure 25. Serial Read (SRD) Transaction to Control Register

## **Control Register Packets**

Table 12 summarizes the formats of the four packet types for control register transactions. Table 13 summarizes the fields that are used within the packets.

Figure 26 shows the transaction format for the SETR, CLRR, and SETF commands. These transactions consist of a single SRQ packet, rather than four packets like the SWR and SRD commands. The same framing sequence on the CMD input is used, however. These commands are used during initialization prior to any control register read or write transactions.




Figure 26. SETR, CLRR, SETF Transaction

Table 12. Control Register Packet Formats

SCK Cycle	SIO0 or SIO1 for SRQ	SIO0 or SIO1 for SA	SIO0 or SIO1 for SINT	SIO0 or SIO1 for SD	SCK Cycle	SIO0 or SIO1 for SRQ	SIO0 or SIO1 for SA	SIO0 or SIO1 for SINT	SIO0 or SIO1 for SD
0	rsrv	rsrv	0	SD15	8	SOP1	SA7	0	SD7
1	rsrv	rsrv	0	SD14	9	SOP0	SA6	0	SD6
2	rsrv	rsrv	0	SD13	10	SBC	SA5	0	SD5
3	rsrv	rsrv	0	SD12	11	SDEV4	SA4	0	SD4
4	rsrv	SA11	0	SD11	12	SDEV3	SA3	0	SD3
5	SDEV5	SA10	0	SD10	13	SDEV2	SA2	0	SD2
6	SOP3	SA9	0	SD9	14	SDEV1	SA1	0	SD1
7	SOP2	SA8	0	SD8	15	SDEV0	SA0	0	SD0

Table 13. Field Description for Control Register Packets

Field	Description					
rsrv	Reserved. Should be driven as "0" by controller.					
SOP3SOP0	0000-SRD. Serial read of control register (SA11SA0) of RDRAM (SDEV5SDEV0).					
	0001-SWR. Serial write of control register {SA11SA0} of RDRAM {SDEV5SDEV0}.					
	0010-SETR. Set Reset bit; all control registers assume their reset values. <sup>a</sup> 16 t <sub>SCYCLE</sub> delay until CLRR command.					
	0100-SETF. Set Fast (Normal) Clock Mode. <sup>a</sup> 4 t <sub>SCYCLE</sub> delay until next command.					
	1011-CLRR. Clear Reset bit; all control registers retain their reset values. <sup>a</sup> 4 t <sub>SCYCLE</sub> delay until next command.					
	1111-NOP. No serial operation.					
	0011, 0101-1010, 1100-1110-RSRV. Reserved encodings.					
SDEV5SDEV0	Serial device. Compared to SDEVID5SDEVID0 field of INIT control register field to select the RDRAM to which the transact is directed.					
SBC	Serial broadcast. When set, RDRAMs ignore {SDEV5SDEV0} for RDRAM selection.					
SA11SA0	Serial address. Selects which control register of the selected RDRAM is read or written.					
SD15SD0	Serial data. The 16 bits of data written to or read from the selected control register of the selected RDRAM.					

a. The SETR and CLRR commands must always be applied in two successive transactions to RDRAMs; i.e. they may not be used in isolation. This is called "SETR/CLRR Reset".

#### Initialization




Figure 27. SIO Reset Sequence

Initialization refers to the process that a controller must go through after power is applied to the system or the system is reset. The controller prepares the RDRAM sub-system for normal Channel operation by using a sequence of control register transactions on the serial CMOS pins.

The following steps outline the sequence seen by the various memory subsystem components (including the RDRAM components) during initialization. This sequence is available in the form of reference code. Contact Rambus Inc. for more information.

#### 1.0 Start Clocks

This step calculates the proper clock frequencies for PClk (controller logic), SynClk (RAC block), RefClk (DRCG component), CTM (RDRAM component), and SCK (SIO block).

### 2.0 RAC Initialization

This step causes the INIT block to generate a sequence of pulses which resets the RAC, performs RAC maintenance operations, and measures timing intervals in order to ensure clock stability.

#### 3.0 RDRAM Initialization

This stage performs most of the steps needed to initialize the RDRAMs. The rest are performed in stages 5.0, 6.0, and 7.0. All of the steps in 3.0 are carried out through the SIO block interface.

#### • 3.1/3.2 SIO Reset

This reset operation is performed before any SIO control register read or write transactions. It clears six registers (TEST34, CCA, CCB, SKIP, TEST78, and TEST79) and places the INIT register into a special state (all bits cleared except SKP and SDEVID fields are set to ones).

### 3.3 Write TEST77 Register

The TEST77 register must be explicitly written with zeros before any other registers are read or written.

### • 3.4 Write TCYCLE Register

The TCYCLE register is written with the cycle time tCYCLE of the CTM clock (for Channel and RDRAMs) in units of 64 ps. The tCYCLE value is determined in stage 1.0.

### • 3.5 Write SDEVID Register

The SDEVID (serial device identification) register of each RDRAM is written with a unique address value so that directed SIO read and write transactions can be performed. This address value increases from 0 to 31 according to the distance a RDRAM is from the ASIC component on the SIO bus (the closest RDRAM is address 0).

#### • 3.6 Write DEVID Register

The DEVID (device identification) register of each RDRAM is written with a unique address value so that directed memory read and write transactions can be performed. This address value increases from 0 to 31. The DEVID value is not necessarily the same as the SDEVID value. RDRAMs are sorted into regions of the same core configuration (number of bank, row, and column address bits and core type).

#### • 3.7 Write PDNX, PDNXA Registers

The PDNX and PDNXA registers are written with values that are used to measure the timing intervals connected with an exit from the PDN (Powerdown) power state.

#### • 3.8 Write NAPX Register

The NAPX register is written with values that are used to measure the timing intervals connected with an exit from the NAP power state.

#### • 3.9 Write TPARM Register

The TPARM register is written with values which determine the time interval between a COL packet with a memory read command and the Q packet with the read data on the Channel. The values written set each RDRAM to the minimum value permitted for the system. This will be adjusted later in stage 6.0.

#### • 3.10 Write TCDLY1 Register

The TCDLY1 register is written with values which determine the time interval between a COL packet with a memory read command and the Q packet with the read data on the Channel. The values written set each RDRAM to the minimum value permitted for the system. This will be adjusted later in state 6.0.

#### • 3.11 Write TFRM Register

The TFRM register is written with a value that is related to the tRCD parameter for the system. The tRCD parameter is the time interval between a ROW packet with an activate command and the COL packet with a read or write command.

#### 3 12 SETR/CLRR

Each RDRAM is given a SETR command and a CLRR command through the SIO block. This sequence performs a second reset operation on the RDRAMs.

### • 3.13 Write CCA and CCB Register

These registers are written with a value halfway between their minimum and maximum values. This shortens the time needed for the RDRAMs to reach their steady-state current control values in state 5.0.

#### 3.14 Powerdown Exit

The RDRAMs are in the PDN power state at this point. A broadcast PDN Exit command is performed by the SIO block to place the RDRAMs in the RLX (relax) power state in which they are ready to receive ROW packets.

#### • 3.15 SETF

Each RDRAM is given a SETF command through the SIO block. One of the operations performed by this step is to generate a value for the AS (autoskip) bit in the SKIP register and fix the RDRAM to a particular read domain.

#### 4.0 Controller Configuration

This stage initializes the controller block. Each step of this stage will set a field of the ConfigRMC[63:0] bus to the appropriate value. Other controller implementations will have similar initialization requirements, and this stage may be used as a guide.

### • 4.1 Initial Read Data Offset

The ConfigRMC bus is written with a value which determines the time interval between a COL packet with a memory read command and the Q packet with the read data on the Channel. The value written sets RMC.d1 to the minimum value permitted for the system. This will be adjusted later in stage 6.0.

#### 4.2 Configure Row/Column Timing

This step determines the values of the transmin, treamin, treamin, treamin, treamin, treamin, and treaming represent in the system. The ConfigRMC busies written with values that will be compatible with all RDRAM devices that are present.

#### • 4.3 Set Refresh Interval

This step determines the values of the tREF, MAX RDRAM timing parameter that are present in the system. The ConfigRMC bus is written with a value that will be compatible with all RDRAM devices that are present.

#### • 4.4 Set Current Control Interval

This step determines the values of the tCCTRL, MAX RDRAM timing parameter that are present in the system. The ConfigRMC bus is written with a value that will be compatible with all RDRAM devices that are present.

#### • 4.5 Set Slew Rate Control Interval

This step determines the values of the tTEMP,MAX RDRAM timing parameter that are present in the system. The ConfigRMC bus is written with a value that will be compatible with all RDRAM devices that are present.

#### • 4.6 Set Bank/Row/Col Address Bits

This step determines the number of RDRAM bank, row, and column address bits that are present in the system. It also determines the RDRAM core types (independent, doubled, or split) that are present. The ConfigRMC bus is written with a value that will be compatible with all RDRAM devices that are present.

#### 5.0 RDRAM Current Control

This step causes the INIT block to generate a sequence of pulses which performs RDRAM maintenance operations.

#### 6.0 RDRAM Core, Read Domain Initialization

This stage completes the RDRAM initialization.

#### • 6.1 RDRAM Core Initialization

A sequence of 192 memory refresh transactions is performed in order to place the cores of all RDRAMs into the proper operating state.

#### • 6.2 RDRAM Read Domain Initialization

A memory write and memory read transaction is performed to each RDRAM to determine which read domain each RDRAM occupies. The programmed delay of each RDRAM is then adjusted so the total RDRAM read delay (propagation delay plus programmed delay) is constant. The TPARM and TCDLY1 registers of each RDRAM are rewritten with the appropriate read delay values. The ConfigRMC bus is also rewritten with an updated value.

#### 7.0 Other RDRAM Register Fields

This stage rewrites the INIT register with the final values of the LSR, NSR, and PSR fields.

In essence, the controller must read all the read-only configuration registers of all RDRAMs (or it must read the SPD device present on each RIMM), it must process this information, and then it must write all the read-write registers to place the RDRAMs into the proper operating mode.



#### Initialization Note [1]:

During the initialization process, it is necessary for the controller to perform 128 current control operations  $(3 \times \text{CAL}, 1 \times \text{CAL/SAM})$  and one temperature calibrate operation (TCEN/TCAL) after reset or after Powerdown (PDN) exit.

#### Initialization Note [2]:

There are two classes of 64/72 Mbit RDRAM. They are distinguished by the "S28IECO" bit in the SPD. The behavior of the RDRAM at initialization is slightly different for the two types. 128/144 M bit RDRAM belongs to the latter class:

#### S28IECO = 0:

Upon power up the device enters ATTN state. The serial operations SETR, CLRR, and SETF are performed without requiring a SDEVID match of the SBC bit (broadcast) to be set.

#### S28IECO = 1:

Upon power-up the device enters PDN state. The serial operations SETR, CLRR, and SETF require a SDEVID match

See the document detailing the reference initialization procedure for more information on how to handle this in a system.

#### Initialization Note [3]:

After the step of equalizing the total read delay of each RDRAM has been completed (i.e. after the TCDLY0 and TCDLY1 fields have been written for the final time), a single final memory read transaction should be made to each RDRAM in order to ensure that the output pipeline stages have been cleared.

### Initialization Note [4]:

The SETF command (in the serial SRQ packet) should only be issued once during the Initialization process, as should the SETR and CLRR commands.

### Initialization Note [5]:

The CLRR command (in the serial SRQ packet) leaves some of the contents of the memory core in an indeterminate state.

## **Control Register Summary**

Table 14 summarizes the RDRAM control registers. Detail is provided for each control register in Figure 28 through Figure 32. Read-only bits which are shaded gray are unused and return zero. Read-write bits which are shaded gray are reserved and should always be written with 0. The RIMM SPD Application Note (Rambus Inc. Document DL0054) describes additional read-only configuration registers which are present on Direct RIMMS.

The state of the register fields are potentially affected by the SIO Reset operation or the SETR/CLRR operation. This is indicated in the text accompanying each register diagram.

Table 14. Control Register Summary

SA11SA0	Register	Field	Read-write, or read-only	Description
	1	SDEVID	read-write, 6 bits	Serial device ID. Device address for control register read/write.
		PSX	read-write, 1 bit	Power Select exit. PDN/NAP exit with device address on DQA50.
		SRP	read-write, 1 bit	SIO repeater. Used to initialize RDRAM.
		NSR	read-write, 1 bit	NAP Self-Refresh, Enables Self-Refresh in NAP Mode.
021 <sub>16</sub>	INIT	PSR	read-write, 1 bit	PDN Self-Refresh. Enables Self-Refresh in PDN Mode.
		LSR	read-write, 1 bit	Low-power Self-Refresh. Enables low-power Self-Refresh.
		TEN	read-write, 1 bit	Temperature sensing enable.
	1	TSQ	read-write, 1 bit	Temperature sensing output.
	ĺ	DIS	read-write, 1 bit	RDRAM disable.
02216	TEST34	TEST34	read-write, 16 bits	Test register. Do not read or write after SIO reset.
		REFBIT	read-only, 3 bits	Refresh bank bits. Used for Multi-Bank refresh.
		DBL	read-only, 1 bit	Double. Specifies Doubled-Bank architecture.
023 <sub>16</sub>	CNFGA	MVER	read-only, 6 bits	Manufacturer version. Manufacturer identification number.
		PVER	read-only, 6 bits	Protocol version. Specifies version of Direct protocol supported.
		BYT	read-only, 1 bit	Byte. Specifies an 8-bit or 9-bit byte size.
		DEVTYP	read-only, 3 bits	Device type. Device can be RDRAM or some other device category.
024 <sub>16</sub>	CNFGB	SPT	read-only, 1 bit	Split-core. Each core half is an individual dependent core.
		CORG	read-only, 5 bits	Core organization. Bank, row, column address field sizes.
		SVER	read-only, 6 bits	Stepping version. Mask version number.
040 <sub>16</sub>	DEVID	DEVID	read-write, 5 bits	Device ID. Device address for memory read/write.
041 <sub>16</sub>	REFB	REFB	read-write, 5 bits	Refresh bank. Next bank to be refreshed by Self-Refresh.
042 <sub>16</sub>	REFR	REFR	read-write, 9 bits	Refresh row. Next row to be refreshed by REFA, Self-Refresh.
<u> </u>		CCA	read-write, 7 bits	Current control A. Control IOL output current for DQA.
043 <sub>16</sub>	CCA	ASYMA	read-write, 1 bits	Asymmetry control. Controls asymmetry of VoL/VoH swing for DQA.
		ССВ	read-write, 7 bits	Current control B. Control loL output current for DQB.
04416	ССВ	ASYMB	read-write, 1 bits	Asymmetry control. Controls asymmetry of VoLNOH swing for DQB.
		NAPXA	read-write, 5 bits	NAP exit. Specifies length of NAP exit phase A.
045 <sub>16</sub>	NAPX	NAPX	read-write, 5 bits	NAP exit. Specifies length of NAP exit phase A + phase B.
04016		DQS	read-write, 1 bit	DQ select. Selects CMD framing for NAP/PDN exit.
046.0	PDNXA	PDNXA	read-write, 6 bits	PDN exit. Specifies length of PDN exit phase A.
046 <sub>16</sub>	PDNX	PDNX	read-write, 3 bits	PDN exit. Specifies length of PDN exit phase A + phase B.
047 <sub>16</sub>	PUIX	TCAS	read-write, 2 bits	tCAS-C core parameter. Determines toppp datasheet parameter.
049	TPARM	TCLS	read-write, 2 bits	t <sub>CLS-C</sub> core parameter. Determines t <sub>CAC</sub> and t <sub>OFFP</sub> datasheet parameter.
048 <sub>16</sub>	ITAKNI	TCDLY0		
0.40	TEDM		read-write, 3 bits	tCDLY0-C core parameter. Programmable delay for read data.
049 <sub>16</sub>	TFRM	TFRM	read-write, 4 bits	tFRM-C core parameter. Determines ROW-to-COL packet framing interval.
04a <sub>16</sub>	TCDLY1	TCDLY1	read-write, 2 bits	tCDLY1-C datasheet parameter. Programmable delay for read data.
04c <sub>16</sub>	TCYCLE	TCYCLE	read-write, 6 bits	tcycle datasheet parameter. Specifies cycle time in 64 ps units.
	L	AS	read-only, 1 bit	Autoskip value established by the SETF command.
04b <sub>16</sub>	SKIP	MSE	read-write, 1 bit	Manual skip enable. Allows the MS value to override the AS value.
		MS	read-write, 1 bit	Manual skip value.
04d <sub>16</sub>	TEST77	TEST77	read-write, 16 bits	Test register. Write with zero after SIO reset.
04e <sub>16</sub>	TEST78	TEST78	read-write, 16 bits	Test register. Do not read or write after SIO reset.
04f <sub>16</sub>	TEST79	TEST79	read-write, 16 bits	Test register. Do not read or write after SIO reset
080 <sub>16</sub> -off <sub>16</sub>	reserved	reserved	vendor-specific	Vendor-specific test registers. Do not read or write after SIO reset.

and page 54.





Figure 28. Control Registers

Control Register: CNFGB



Read-only register.

Address: 024<sub>16</sub>

Figure 29. Control Registers

Do not set this field to 0.

Note-only PDNXA5...0 are implemented. Note-tscycle is tcycle1 (SCK Cycle time).





Figure 30. Control Registers

Do not set this field to 0.

Note-only PDNX2...0 are implemented. Note-tSCYCLE is tCYCLE1 (SCK Cycle time).

be written, and the tS4/tH4 timing window will be modified (see Figure 36).







Figure 31. Control Registers






Figure 32. Control Registers



### **Power State Management**

Table 15 summarizes the power states available to a Direct RDRAM. In general, the lowest-power states have the longest operational latencies. For example, the relative power levels of PDN state and STBY have a ratio of about 1:110, and the relative access latencies to get read data have a ratio of about 250:1.

PDN state is the lowest power state available. The information in the RDRAM core is maintained with self-refresh; an internal timer automatically refreshes all rows of all banks. PDN has a relatively long exit latency because the TCLK/RCLK block must resynchronize itself to the external clock signal.

NAP state is another low-power state in which either self-refresh or REFA-refresh are used to maintain the core. See "Refresh" on page 51 for a description of the two refresh mechanisms. NAP state has a shorter exit latency than PDN because the TCLK/RCLK block maintains its synchronization state relative to the external clock signal. This imposes a limit (tnlimit) on how long an RDRAM may remain in NAP state before briefly returning to STBY or ATTN to update this synchronization state.

Table 15. Power State Summary

Power State	Description	Blocks Consuming Power	Power State	Description	Blocks Consuming Power
PDN	Powerdown state.	Self-refresh	NAP	Nap state. Similar to PDN state except for lower wake-up latency	Self-refresh or REFA-refresh TCLK/RCLK-Nap
STBY	Standby state Ready for ROW packets.	REFA-refresh TCLK/RCLK ROW demux receiver	ATTN	Attention state Ready for ROW and COL packets	REFA-refresh TCLK/RCLK ROW demux receiver COL demux receiver
ATTNR	Attention Read state Ready for ROW and COL packets. Sending Q (read data) packets	REFA-refresh TCLK/RCLK ROW demux receiver COL demux receiver DQ mux transmitter Core power	ATTNW	Aftention Write state Ready for ROW and COL packets Ready for D (write data) packets	REFA-refresh TCLK/RCLK ROW demux receiver COL demux receiver DQ demux receiver Core power


Figure 33 summarizes the transition conditions needed for moving between the various power states.

Note that NAP and PDN have been divided into two sub-states (NAP-A/NAP-S and PDN-A/PDN-S) to account for the fact that a NAP or PDN exit may be made to either ATTN to STBY states.

At initialization the SETR/CLRR Reset sequence will put the RDRAM into PDN-S state. The PDN exit sequence involves an optional PDEV specification and bits on the CMD and SIO0 pins.

Once the RDRAM is in STBY, it will move to the ATTN/ATTNR/ATTNW state when it receives a non-broadcast ROWR packet with the ATTN command. The RDRAM returns to STBY from these three states when it receives a RLX command. Alternatively, it may enter NAP or PDN state from ATTN or STBY states with a NAPR or PDNR command in an ROWR packet. The PDN or NAP exit sequence involves an optional PDEV specification and bits on the CMD and SIO0 pins. The RDRAM returns to the ATTN or STBY state it was originally in when it first entered NAP or PDN.

An RDRAM may only remain in NAP state for a time tNLIMIT. It must periodically return to ATTN or STBY.



The NAPRC command causes a nap-down operation if the RDRAM's NCBIT is set. The NCBIT is not directly visible. It is undefined on reset. It is set by a NAPR command to the RDRAM and it is cleared by an ACT command to the RDRAM. It permits a controller to manage a set of RDRAMs in a mixture of power states.

Notation:

SETR/CLRR-SETR/CLRR Reset sequence in SRQ packets PDNR-PDNR command in ROWR packet NAPR-NAPR command in ROWR packet RLXR-RLX command in ROWR packet RLX-RLX command in ROWR, COLC or COLX packet ROW-ROWA packet or POWR packet (non-broadcast)  $PDEV.CMD-(PDEV = DEV|D) \cdot (CMD = 01)$ SIO0-SIO0 input value ATTN-ROWA packet (non-broadcast) or ROWR packet (non-broadcast) with ATTN

command

Figure 33. Power State Transition Diagram

STBY state is the normal idle state of the RDRAM. In this state all banks and sense amps have usually been left precharged and ROWA and ROWR packets on the ROW pins are being monitored. When a non-broadcast ROWA packet or non-broadcast ROWR packet (with the ATTN command) addressed to the RDRAM is seen, the RDRAM enters ATTN state (see the right-hand side of Figure 34).

This requires tsA during which time the RDRAM activates the specified row of the specified bank. A time TFRM tcycle after the ROW packet, the RDRAM will be able to frame COL packets (TFRM is a control register field-see Figure 31). Once in ATTN state, the RDRAM will automatically transition to the ATTNW and ATTNR states as it receives WR and RD commands.

Once the RDRAM is in ATTN, ATTNW or ATTNR states, it will remain there until it is explicitly returned to the STBY state with an RLX command. An RLX command may be given in an ROWR, COLC or COLX packet (see the left hand side of Figure 34). It is usually given after all banks of the RDRAM have been precharged; if other banks are still activated, then the RLX command would probably not be given. If a broadcast ROWA packet (with the ATTN command) is received, the RDRAM's power state doesn't change. If a broadcast ROWR packet with RLXR command is received, the RDRAM goes to STBY.




Figure 35 shows the NAP entry sequence (left). NAP state is entered by sending a NAPR command in a ROW packet. tASN is required to enter NAP state (this specification is provided for power calculation purposes). The clock on CTM/CFM must remain stable for tCD after the NAPR command.





Figure 35. NAP Entry (left) and PDN Entry (right)

The RDRAM may be in ATTN or STBY state when the NAPR command is issued. When NAP state is exited, the RDRAM will return to the original starting state (ATTN or STBY). If it is in ATTN state and an RLXR command is specified with a NAPR, the RDRAM will return to STBY state when NAP is exited.

Figure 35 also shows the PDN entry sequence (right). PDN state is entered when a PDNR command in a ROW packet. tasp is required to enter PDN state (this specification is provided for power calculation purposes). The clock on CTM/CFM must remain stable for a tcD after the PDNR command.

The RDRAM may be in ATTN or STBY state when the PDNR command is issued. When PDN state is exited, the RDRAM will return to the original starting state (ATTN or STBY). If it is in ATTN state and an RLXR command is specified with a PDNR, then the RDRAM will return to STBY state when PDN is exited. The current-and slew-rate-control levels are re-established.

The RDRAM's write buffer must be retired with the appropriate COP command before NAP or PDN are entered. Also, all the RDRAM's banks must be precharged before NAP or PDN are entered. The exception to this is if NAP is entered with the NSR bit of the INIT register cleared (disabling self-refresh in NAP). The commands for relaxing, retiring, and precharging may be given to the RDRAM as late as the ROPa0, COPa0, and XOPa0 packets in Figure 35. No broadcast packets nor packets directed to the RDRAM entering NAP or PDN may overlay the quiet window. This window extends for a time tNPQ after the packet with the NAPR or PDNR command.



- a: Use 0 for NAP exit, 1 for PDN exit.
- Device selection timing slot is selected by DQS field of NAPX register.
- c: The DQS field must be written with "1" for this RDRAM.
- d: Exit to STBY or ATTN depends upon whether RLXR was asserted at NAP or PDN entry time

Figure 36. NAP and PDN Exit




Figure 37. NAP Entry/Exit Windows (left) and PDN Entry/Exit Window (right)

Figure 36 shows the NAP and PDN exit sequences. These sequence are virtually identical; the minor differences will be highlighted in the following description.

Before a NAP or PDN exit, the CTM/CFM clock must be stable for a time tCE. Then, on a falling and rising edge of SCK, if there is a "01" on the CMD input, NAP or PDN state will be exited. Also, on the falling SCK edge the SIO0 input must be 0 for a NAP exit and 1 for a PDN exit.

If the PSX bit of the INIT register is 0, then a device PDEV5...0 is specified for the NAP or PDN exit on the DQA5...0 pins. This value is driven on the rising SCK edge 0.5 or 1.5 SCK cycles after the original falling edge, depending upon the value of the DQS bit of the NAPX register. If the PSX bit of the INIT register is 1, then the RDRAM ignores the PDEV5...0 address packet and exits NAP or PDN when the wake-up sequence is presented on the CMD wire.

The ROW and COL pins must be quiet at tS4/tH4 around the indicated falling SCK edge (timed with the PDNX or NAPX register fields). After that, ROW and COL packets may be directed to the RDRAM which is now in ATTN or STBY state.

Figure 37 shows the constraints for entering and exiting NAP and PDN states. On the left side, a RDRAM exits NAP state at the end of cycle T<sub>3</sub>. This RDRAM may not re-enter NAP or PDN state for an interval of t<sub>NU0</sub>. The RDRAM enters NAP state at the end of cycle T<sub>13</sub>. This RDRAM may not re-exit NAP state for an interval of t<sub>NU1</sub>. The equations for these two parameters depend upon a number of factors, and are shown at the bottom of the figure. NAPX is the value in the NAPX field in the NAPX register.

On the right side of Figure 37, a RDRAM exits PDN state at the end of cycle T<sub>3</sub>. This RDRAM may not re-enter PDN or NAP state for an interval of tp<sub>U0</sub>. The RDRAM enters PDN state at the end of cycle T<sub>13</sub>. This RDRAM may not re-exit PDN state for an interval of tp<sub>U1</sub>. This equations for these two parameters depend upon a number of factors, and are shown at the bottom of the figure. PDNX is the value in the PDNX field in the PDNX register.

### Refresh

RDRAMs, like any other DRAM technology, use volatile storage cells which must be periodically refreshed. This is accomplished with the REFA command. Figure 38 shows an example of this.

The REFA command in the transaction is typically a broadcast command (DR4T and DR4F are both set in the ROWR packet), so that in all devices bank number Ba is activated with row number REFR, where REFR is a control register in the RDRAM. When the command is broadcast and ATTN is set, the power state of the RDRAMs (ATTN or STBY) will remain unchanged. The controller increments the bank address Ba for the next REFA command. When Ba is equal to its maximum value, the RDRAM automatically increments REFR for the next REFA command.

On average, these REFA command are sent once every tREF/2BBIT + RBIT (where BBIT are the number of bank address bits and RBIT are the number of row address bits) so that each row of each bank is refreshed once every tREF interval.

The REFA command is equivalent to an ACT command, in terms of the way that it interacts with other packets (see Table 8). In the example, an ACT command is sent after tRR to address b0, a different (non-adjacent) bank than the REFA command.

A second ACT command can be sent after tRC to address c0, the same bank (or an adjacent bank) as the REFA command.

Note that a broadcast REFP command is issued tRAS after the initial REFA command in order to precharge the refreshed bank in all RDRAMs. After a bank is given a REFA command, no other core operations (active or precharge) should be issued to it until it receives a REFP.

It is also possible to interleave refresh transactions (is not shown). In the figure, the ACT b0 command would be replaced by a REFA b0 command. The b0 address would be broadcast to all devices, and would be {Broadcast, Ba + 2, REFR}. Note that the bank address should skip by two to avoid adjacent bank interference. A possible bank incrementing pattern would be: {13, 11, 9, 7, 5, 3, 1, 8, 10, 12, 14, 0, 2, 4, 6, 15, 29, 27, 25, 23, 21, 19, 17, 24, 26, 28, 30, 16, 18, 20, 22, 31}. Every time bank 31 is reached, the REFA command would automatically increment the REFR register.

A second refresh mechanism is available for use in PDN and NAP power states. This mechanism is called Self-Refresh Mode. When the PDN power state is entered, or when NAP power state is entered with the NSR control register bit set, then Self-Refresh is automatically started for the RDRAM.

Self-Refresh uses an internal time base reference in the RDRAM. This causes an activate and precharge to be carried out once in every treef/2BBIT + RBIT interval. The REFB and REFR control registers are used to keep track of the bank and row being refreshed.

Before a controller places a RDRAM into Self-Refresh Mode, it should perform REFA/REFP refreshes until the bank address is equal to the maximum value. This ensures that no rows are skipped. Likewise, when a controller returns a RDRAM to REFA/REFP refresh, it should start with the minimum bank address value (zero).




Figure 38. REFA/REFP Refresh Transaction Example

## **Current and Temperature Control**

Figure 39 shows an example of a transaction which performs current control calibration. It is necessary to perform this operation once to every RDRAM in every tCCTRL interval in order to keep the IOL output current in its proper range.

The example uses four COLX packets with a CAL command. These cause the RDRAM to drive four calibration packets Q (a0) a time tCAC later. An offset of tREADTOCC must be placed between the Q (a0) packet and read data Q (a1) from the same device. These calibration packets are driven on the DQA4...3 and DQB4...3 wires. The TSQ bit of the INIT register is driven on the DQA5 wire during same interval as the calibration packets. The remaining DQA and DQB wires are not used during these calibration packets. The last COLX packet also contains a SAM command (concatenated with the CAL command). The RDRAM samples the last calibration packet and adjusts its IOL current value.

Unlike REF commands, CAL and SAM commands cannot be broadcast. This is because the calibration packets from different devices would interfere. Therefore, a current control transaction must be sent every tcctrl/N, where N is the number of RDRAMs on the Channel. The device field Da of the address a0 in the CAL/SAM command should be incremented after each transaction.

Figure 40 shows an example of a temperature calibration sequence to the RDRAM. This sequence is broadcast once every tTEMP interval to all the RDRAMs on the Channel. The TCEN and TCAL are ROP commands, and cause the slew rate of the output drivers to adjust for temperature drift. During the quiet interval tTCQUIET the devices being calibrated can't be read, but they can be written.




Figure 39. Current Control CAL/SAM transaction Example




Figure 40. Temperature Calibration (TCEN-TCAL) Transitions to RDRAM

## **Electrical Conditions**

SYMBOL	PARAMETER	MIN	MAX	UNIT
tı	Junction temperature under bias	0	100	°C
V <sub>DD</sub> , V <sub>DDA</sub>	Supply voltage	2.50 – 0.13	2.50 + 0.13	٧
V <sub>DD,N</sub> , V <sub>DDA,N</sub>	Supply voltage droop (DC) during NAP interval (t <sub>NLIMIT</sub> )		2.0	%
VDD,N, VDDA,N	Supply voltage ripple (AC) during NAP interval (t <sub>NLIMIT</sub> )	-2.0	2.0	%
	Supply voltage for CMOS pins (2.5 V controllers)	2.50 - 0.13	2.50 + 0.25	V
V <sub>CMOS</sub>	Supply voltage for CMOS pins (1.8 V controllers)	1.80 - 0.1	1.80 + 0.2	V
V <sub>TERM</sub>	Termination voltage	1.80 – 0.1	1.80 + 0.1	V
V <sub>REF</sub>	Reference voltage	1.40 - 0.2	1.40 + 0.2	V
V <sub>DIL</sub>	RSL data input — low voltage	V <sub>REF</sub> - 0.5	V <sub>REF</sub> – 0.2	V
V <sub>DIH</sub>	RSL data input — high voltage	V <sub>REF</sub> + 0.2	V <sub>REF</sub> + 0.5	V
V <sub>DIS</sub>	RSL data input swing: V <sub>DIS</sub> = V <sub>DIH</sub> - V <sub>DIL</sub>	0.4	1.0	V
A <sub>DI</sub>	RSL data asymmetry: A <sub>DI</sub> = {(V <sub>DIH</sub> - V <sub>REF</sub> ) + (V <sub>DIL</sub> - V <sub>REF</sub> )} / V <sub>DIS</sub>	0	-20	%
V <sub>X</sub>	RSL clock input — crossing point of true and complement signals	1.3	1.8	٧
V <sub>CM</sub>	RSL clock input — common mode V <sub>CM</sub> = (V <sub>CIH</sub> + V <sub>CIL</sub> ) / 2	1.4	1.7	V
Vcis,стм	RSL clock input swing: V <sub>CIS</sub> = V <sub>CIH</sub> - V <sub>CIL</sub> (CTM, CTMN pins)	0.35	0.70	٧
Vcis,cfm	RSL clock input swing: V <sub>CIS</sub> = V <sub>CIH</sub> – V <sub>CIL</sub> (CFM, CFMN pins)	0.125	0.70	٧
V <sub>IL,CMOS</sub>	CMOS input low voltage	-0.3	V <sub>CMOS</sub> /2 - 0.25	٧
V <sub>IH</sub> ,cmos	CMOS input high voltage	V <sub>CMOS</sub> /2 + 0.25	V <sub>CMOS</sub> + 0.3	V
VIL,CMOS	CMOS input low voltage-over/undershoot voltage duration is less than or equal to 5 ns	-0.7	V <sub>CMOS</sub> /2 - 0.6	٧
VIH,CMOS	CMOS input high voltage-over/undershoot voltage duration is less than or equal to 5 ns	V <sub>CMOS</sub> /2 + 0.6	V <sub>CMOS</sub> + 0.7	٧

## **Timing Conditions**

SYMBOL	PARAMETER			MIN	MAX	UNIT	Figure (s)
		00	3.33	3.83			
tCYCLE	CTM and CFM Cycle times		11	2.80	3.83	ns	Figure 41
		-80	00	2.50	3.83	]	
tcR, tcF	CTM and CFM input rise and fall tim	nes		0.2	0.5	ns	Figure 41
t <sub>CH</sub> , t <sub>CL</sub>	CTM and CFM high and low times			40%	60%	tCYCLE	Figure 41
	CTM-CFM differential (MSE/MS = 0/	/0)		0.0	1.0	tCYCLE	Figure 32
<sup>t</sup> TR	CTM-CFM differential (MSE/MS = 1/1) <sup>a</sup>			0.9	1.0	tCYCLE	Figure 41
tDCW	Domain crossing window			-0.1	0.1	tCYCLE	Figure 47
t <sub>DR</sub> , t <sub>DF</sub>	DQA/DQB/ROW/COL input rise/fall	times		0.2	0.65	ns	Figure 42
		@t <sub>CYCLE</sub> = 3.33		0.275 <sup>b, d</sup>	-		
ts, t <sub>H</sub>	DQA/DQB/ROW/COL-to-CFM Set-up/Hold	@t <sub>CYCLE</sub> = 2.81	ns	0.240 <sup>c, d</sup>	_	ns	Figure 42
	oct apirtoid	@t <sub>CYCLE</sub> = 2.50	ns	0.200 <sup>d</sup>	-	]	
t <sub>DR1</sub> , t <sub>DF1</sub>	SIO0, SIO1 input rise and fall times				5.0	ns	Figure 44
t <sub>DR2</sub> , t <sub>DF2</sub>	CMD, SCK input rise and fall times				2.0	ns	Figure 44
	SCK Cycle time-Serial Control Register Transactions			1000		ns	Figure 44
tCYCLE1	SCK Cycle time-Power Transactions			10	-	ns	Figure 44
tCH1, tCL1	SCK high and low times			4.25	_	ns	Figure 44



## **Timing Conditions**

SYMBOL	PARAMETER	MIN	MAX	UNIT	Figure (s)
ts1	CMD Set-up time to SCK rising or falling edge <sup>C</sup>	1.25	-	ns	Figure 44
t <sub>H1</sub>	CMD Hold time to SCK rising or falling edge <sup>C</sup>	1	_	ns	Figure 44
t <sub>S2</sub>	SIO0 Set-up time to SCK falling edge	40	_	ns	Figure 44
t <sub>H2</sub>	SIO0 Hold time to SCK falling edge	40	_	ns	Figure 44
t <sub>S3</sub>	PDEV Set-up time on DQA50 to SCK rising edge	0		ns	Figure 45
t <sub>H3</sub>	PDEV Hold time on DQA50 to SCK rising edge	5.5	_	ns	Figure 45
t <sub>S4</sub>	ROW20, COL40 Set-up time for Quiet Window <sup>d</sup>	-1		tCYCLE	Figure 36
t <sub>H4</sub>	ROW20, COL40 Hold time for Quiet Window	5	_	tCYCLE	Figure 36
tNPQ	Quiet on ROW/COL bits during NAP/PDN entry	4	_	tCYCLE	Figure 35
†READTOCC	Offset between read data and CC packets (same device)	12	_	tCYCLE	Figure 39
<sup>t</sup> CCSAMTOREAD	Offset between CC packets and read data (same device)	8	_	tCYCLE	Figure 39
tCE	CTM/CFM stable before NAP/PDN exit	2		tCYCLE	Figure 36
tcp	CTM/CFM stable after NAP/PDN entry	100		†CYCLE	Figure 35
t <sub>FRM</sub>	ROW packet to COL packet ATTN framing delay	7	_	tCYCLE	Figure 34
t <sub>NLIMIT</sub>	Maximum time in NAP Mode		10.0	μs	Figure 33
t <sub>REF</sub>	Refresh Interval	I –	32	ms	Figure 38
tcctrl	Current Control Interval	34 toyole	100 ms	ms/t <sub>CYCLE</sub>	Figure 39
t <sub>TEMP</sub>	Temperature Control Interval		100	ms	Figure 40
t <sub>TCEN</sub>	TCE command to TCAL command	150	_	tCYCLE	Figure 40
tTCAL	TCAL command to quiet window	2	2	tcycle	Figure 40
<sup>t</sup> TCQUIET	Quiet window (no read data)	140		†CYCLE	Figure 40
<sup>t</sup> PAUSE	RDRAM Delay (no RSL operations allowed)		200.0	μs	page 36

- a. MSE/MS are fields of the SKIP register. For this combination (skip override) the t<sub>DCW</sub> parameter range is effectively 0.0 to 0.0.
- b. This parameter also applies to a -800 or -711 part when operated with  $t_{CYCLE}$  = 3.33 ns.
- c. This parameter also applies to a -800 part when operated with  $t_{CYCLE} = 2.81$  ns.
- d. t<sub>S,MIN</sub> and t<sub>H,MIN</sub> for other t<sub>CYCLE</sub> values can be interpolated between or extrapolated from the timings at the 3 specified t<sub>CYCLE</sub> values.
- e. With  $V_{IL,CMOS} = 0.5 \ V_{CMOS} 0.6 \ V$  and  $V_{IH,CMOS} = 0.5 \ V_{CMOS} + 0.6 \ V$
- f. Effective setup becomes  $t_{H4}$ ' =  $t_{H4}$  + [PDNXA · 64 ·  $t_{SCYCLE}$  +  $t_{PDNXB,MAX}$ ] [PDNX · 256 ·  $t_{SCYCLE}$ ] if [PDNX · 256 ·  $t_{SCYCLE}$ ] < [PDNXA · 64 ·  $t_{SCYCLE}$  +  $t_{PDNXB,MAX}$ ]. See Figure 36.



## **Electrical Characteristics**

SYMBOL	PARAMETER AND CONDITIONS	MiN	MAX	UNIT
θ <sub>JC</sub>	Junction-to-Case thermal resistance		TBD	°C/Watt
REF	V <sub>REF</sub> current @ V <sub>REF,MAX</sub>	-10	10	μА
loн	RSL output high current @ (0 ≤ V <sub>OUT</sub> ≤ V <sub>DD</sub> )	-10	10	μΑ
ALL	RSL I <sub>OL</sub> current @ V <sub>OL</sub> = 0.9 V <sub>DD,MIN</sub> , T <sub>j,MAX</sub>	30	90	mA
Δl <sub>OL</sub>	RSL I <sub>OL</sub> current resolution step	_	2.0	mA
rout	Dynamic output impedance	150		Ω
I,cMos	CMOS input leakage current @ (0 ≤ V <sub>I,CMOS</sub> ≤ V <sub>CMOS</sub> )	-10.0	10.0	μА
V <sub>OL,CMOS</sub>	CMOS output voltage @ I <sub>OL,CMOS</sub> = 1.0 mA		0.3	V
V <sub>OH,СМОS</sub>	CMOS output high voltage @ I <sub>OH,CMOS</sub> = -0.25 mA	V <sub>CMOS</sub> - 0.3	_	V

a. This measurement is made in manual current control mode; i.e. with all output device legs sinking current.

## **Timing Characteristics**

SYMBOL	PARAMETER AND CO	MIN	MAX	UNIT	Figure (s)	
		@t <sub>CYCLE</sub> = 2.50 ns	-0.260 <sup>c</sup>	+0.260 <sup>c</sup>		
$t_{\mathbf{Q}}$	CTM-to-DQA/DQB output time		-0.300 <sup>b, c</sup>	+0.300 <sup>b, c</sup>	ns	Figure 43
		@t <sub>CYCLE</sub> = 3.33 ns	-0.350 <sup>a, c</sup>	+0.350 <sup>a, c</sup>		
tQR, tQF	DQA/DQB output rise and fall time		0.2	0.45	ns	Figure 43
t <sub>Q1</sub>	SCK (neg)-to-SIO0 Delay @ CLOAD (SD read data valid).	<sub>,MAX</sub> = 20 pF	_	10	ns	Figure 46
thR	SCK(pos)-to-SIO0 Delay @ C <sub>LOAD</sub> , (SD read data hold).	2	_	ns	Figure 46	
tQR1, tQF1	SIO <sub>OUT</sub> rise/fall @ C <sub>LOAD,MAX</sub> = 20	_	5	ns	Figure 46	
t <sub>PROP1</sub>	SIO0-to-SIO1 or SIO1-to-SIO0 Dela @ C <sub>LOAD,MAX</sub> = 20 pF	у	_	10	ns	Figure 46
tNAPXA	NAP Exit Delay-Phase A		_	50	ns	Figure 36
t <sub>NAPXB</sub>	NAP Exit Delay-Phase B		_	40	ns	Figure 36
<sup>†</sup> PDNXA	PDN Exit Delay-Phase A			4	μs	Figure 36
t <sub>PDNXB</sub>	PDN Exit Delay-Phase B		_	9000	tCYCLE	Figure 36
tas	ATTN-to-STBY Power State Delay		_	1	tCYCLE	Figure 34
tsa	STBY-to-ATTN Power State Delay			0	tCYCLE	Figure 34
tasn	ATTN/STBY-to-NAP Power State Delay		_	8	tCYCLE	Figure 35
tasp	ATTN/STBY-to-PDN Power State D		8	tCYCLE	Figure 35	

a. This parameter also applies to a -800 or -711 part when operated with  $t_{\mbox{CYCLE}}$  = 3.33 ns.

b. This parameters also applies to a -800 for part when operated with  $t_{CYCLE} = 2.81$  ns.

t<sub>Q,MIN</sub> and t<sub>Q,MAX</sub> for other t<sub>CYCLE</sub> values can be interpolated between or extrapolated from the timings at the 3 specified t<sub>CYCLE</sub> values.

### **RSL Clocking**

Figure 41 is a timing diagram which shows the detailed requirements for the RSL clock signals on the Channel. The CTM and CTMN are differential clock inputs used for transmitting information on the DQA and DQB, outputs. Most timing is measured relative to the points where they cross. The tCYCLE parameter is measured from the falling CTM edge to the falling CTM edge. The tCL and tCH parameters are measured from falling to rising and rising to falling edges of CTM. The tCR and tCF rise and fall time parameters are measured at the 20% and 80% points.




Figure 41. RSL Timing-Clock Signals

The CFM and CFMN are differential clock outputs used for receiving information on the DQA, DQB, ROW and COL outputs. Most timing is measured relative to the points where they cross. The tCYCLE parameter is measured from the falling CFM edge to the falling CFM edge. The tCL and tCH parameters are measured from falling to rising and rising to falling edges of CFM. The tCR and tCF rise and fall time parameters are measured at the 20% and 80% points.

The tTR parameter specifies the phase difference that may be tolerated with respect to the CTM and CFM differential clock inputs (the CTM pair is always earlier).

## **RSL-Receive Timing**

Figure 42 is a timing diagram which shows the detailed requirements for the RSL input signals on the Channel. The DQA, DQB, ROW, and COL signals are inputs which receive information transmitted by a Direct RAC on the Channel. Each signal is sampled twice per tCYCLE interval. The set/hold window of the sample points is tS/tH. The sample points are centered at the 0% and 50% points of a cycle, measured relative to the crossing points of the falling CFM clock edge. The set and hold parameters are measured at the VREF voltage point of the input transition.

The tDR and tDF rise and fall-time parameters are measured at the 20% and 80% points of the input transition.




Figure 42. RSL Timing-Data Signals for Receive

## **RSL-Transmit Timing**

Figure 43 is a timing diagram which shows the detailed requirements for the RSL output signals on the Channel. The DQA and DQB signals are outputs to transmit information that is received by a Direct RAC on the Channel. Each signal is driven twice per tCYCLE interval. The beginning and end of the even transmit window is at the 75% point of the previous cycle and at the 25% point of the current cycle. The beginning and end of the odd transmit window is at the 25% point and at the 75% point of the current cycle. These transmit points are measured relative to the crossing points of the falling CTM clock edge. The size of the actual transmit window is less than the ideal tCYCLE/2, as indicated by the non-zero values of tQ,MIN and tQ,MAX. The tQ parameters are measured at the VREF voltage point of the output transition.

The tQR and tQF rise and fall time parameters are measured at the 20% and 80% points of the output transition.




Figure 43. RSL Timing-Data Signals for Transmit

### **CMOS-Receive Timing**

Figure 44 is a timing diagram which shows the detailed requirements for the CMOS input signals.

The CMD and SIO0 signals are inputs which receive information transmitted by a controller (or by another RDRAM's SIO1 output. SCK is the CMOS clock signal driven by the controller. All signals are high true.

The cycle time, high phase time, and low phase time of the SCK clock are  $t_{\rm CYCLE1}$ ,  $t_{\rm CH1}$  and  $t_{\rm CL1}$ , all measured at the 50% level. The rise and fall times of SCK, CMD, and SIO0 are  $t_{\rm DR1}$  and  $t_{\rm DF1}$ , measured at the 20% and 80% levels.

The CMD signal is sampled twice per tCYCLE1 interval, on the rising edge (odd data) and the falling edge (even data). The set/hold window of the sample points is tS1/tH1. The SCK and CMD timing points are measured at the 50% level.

The SIO0 signal is sampled once per tCYCLE1 interval on the falling edge. The set/hold window of the sample points is tS2/tH2. The SCK and SIO0 timing points are measured at the 50% level.




Figure 44. CMOS Timing-Data Signals for Receive

The SCK clock is also used for sampling data on RSL inputs in one situation. Figure 36 shows the PDN and NAP exit sequences. If the PSX field of the INIT register is one (see Figure 28), then the PDN and NAP exit sequences are broadcast; i.e. all RDRAMs that are in PDN or NAP will perform the exit sequence. If the PSX field of the INIT register is zero, then the PDN and NAP exit sequences are directed; i.e. only one RDRAM that is in PDN or NAP will perform the exit sequence.

The address of that RDRAM is specified on the DQA [5:0] bus in the set/hold window tS3/tH3 around the rising edge of SCK. This is shown in Figure 45. The SCK timing point is measured at the 50% level, and the DQA [5:0] bus signals are measured at the VREF level.




Figure 45. CMOS Timing-Device Address for NAP or PDN Exit

### **CMOS-Transmit Timing**

Figure 46 is a timing diagram which shows the detailed requirements for the CMOS output signals. The SIO0 signal is driven once per tCYCLE1 interval on the falling edge. The clock-to-output window is  $tHR_{MIN}/tQ1_{MAX}$ . The SCK and SIO0 timing points are measured at the 50% level. The rise and fall times of SIO0 are tQR1 and tQF1, measured at the 20% and 80% levels.




Figure 46. CMOS Timing-Data Signals for Transmit

Figure 46 also shows the combinational path connecting SIO0 to SIO1 and the path connecting SIO1 to SIO0 (read data only). The tPROP1 parameter specified this propagation delay. The rise and fall times of SIO0 and SIO1 inputs must be tDR1 and tDF1, measured at the 20% and 80% levels. The rise and fall times of SIO0 and SIO1 outputs are tQR1 and tQF1, measured at the 20% and 80% levels.

### **RSL-Domain Crossing Window**

When read data is returned by the RDRAM, information must cross from the receive clock domain (CFM) to the transmit clock domain (CTM). The tTR parameter permits the CFM to CTM phase to vary through an entire cycle; i.e. there is no restriction on the alignment of these two clocks. A second parameter tDCW is needed in order to describe how the delay between a RD command packet and read data packet varies as a function of the tTR value.

Figure 47 shows this timing for five distinct values of trr. Case A (trr = 0) is what has been used throughout this document. The delay between the RD command and read data is tcac. As trr varies from zero to tcycle (cases A through E), the command to data delay is (tcac - trr). When the trr value is in the range 0 to tdcw,max, the command to data delay can also be (tcac - trr - tcycle).

This is shown as cases A' and B' (the gray packets). Similarly, when the  $t_{TR}$  value is in the range ( $t_{CYCLE} + t_{DCW,MIN}$ ) to  $t_{CYCLE}$ , the command to data delay can also be ( $t_{CAC} - t_{TR} + t_{CYCLE}$ ). This is shown as cases D' and E' (the gray packets). The RDRAM will work reliably with either the white or gray packet timing. The delay value is selected at initialization, and remains fixed thereafter.




Figure 47. RSL Transmit-Crossing Read Domains

## **Timing Parameters**

PARAMETER	DESCRIPTION	MIN -40 -800	MIN -45 -800	MIN -50 -800	MIN -45 -711	MIN -50 -711	MIN -45 600	MIN -53 -600	MAX	UNITS	Figure (s)
<sup>t</sup> RC	Row Cycle time of RDRAM banks — the interval between ROWA packets with ACT commands to the same bank.	28	28	34	28	28	22	28	_	tcycle	Figure 16 Figure 17
<sup>t</sup> RAS	RAS-Asserted time of RDRAM bank — the interval between ROWA packet with ACT command and next ROWR packet with PRER acommand to the same bank.	20	20	24	20	20	16	20	64 μs	tcycle	Figure 16 Figure 17
t <sub>RP</sub>	Row Precharge time of RDRAM banks — the interval between ROWR packet with PRER a command and next ROWA packet with ACT command to the same bank.	8	8	10	8	8	6	8		†CYCLE	Figure 16 Figure 17
tpp	Precharge-to-Precharge time of RDRAM device — the interval between successive ROWR packets with PRER <sup>a</sup> commands to any banks of the same device.	8	8	8	8	8	8	8	_	tcycle	Figure 13
<sup>t</sup> RR	RAS-to-RAS time of RDRAM device — the interval between successive ROWA packets with ACT commands to any banks of the same device.	8	8	8	8	8	8	8	_	tcycle	Figure 14
<sup>t</sup> RCD	RAS-to-CAS Delay — the interval from ROWA packet with ACT command to COLC packet with RD or WR command. Note: the RAS-to-CAS delay seen by the RDRAM core ( $t_{RCD-C}$ ) is equal to $t_{RCD-C} = 1 + t_{RCD}$ because of differences in the row and column paths through the RDRAM interface.	7	9	11	7	9	5	7	_	tCYCLE	Figure 16 Figure 17
tcac	CAS Access delay — the interval from RD command to Q read data. The equation for t <sub>CAC</sub> is given in the TPARM register in Figure 31.	8	8	8	8	8	8	8	12	tCYCLE	Figure 5 Figure 31
tcwD	CAS Write Delay — the interval from WR command to D write data.	6	6	6	6	6	6	6	6	<sup>t</sup> CYCLE	Figure 5
tcc	CAS-to-CAS time of RDRAM bank — the interval between successive COLC commands.	4	4	4	4	4	4	4	_	†CYCLE	Figure 16 Figure 17
<sup>t</sup> PACKET	Length of ROWA, ROWR, COLC, COLM or COLX packet.	4	4	4	4	4	4	4	4	<sup>t</sup> CYCLE	Figure 4
<sup>t</sup> RTR	Interval from COLC packet with WR command to COLC packet which causes retire, and to COLM packet with bytemask.	8	8	8	8	8	8	8	_	tCYCLE	Figure 18
<sup>t</sup> OFFP	The interval (offset) from COLC packet with RDA command, or from COLC packet with retire command (after WRA automatic precharge), or from COLC packet with PREC command, or from COLX packet with PREX command to the equivalent ROWR packet with PRER.  The equation for toppe is given in the TPARM register in Figure 31.	4	4	4	4	4	4	4		<sup>t</sup> CYCLE	Figure 15 Figure 31
t <sub>RDP</sub>	Interval from last COLC packet with RD command to ROWR packet with PRER.	4	4	4	4	4	4	4	_	tCYCLE	Figure 16
tRTP	Interval from last COLC packet with automatic retire command to ROWR packet with PRER.	4	4	4	4	4	4	4	_	tCYCLE	Figure 17

a. Or equivalent PREC or PREX command. See Figure 15.

b. This is a constraint imposed by the core, and is therefore in units of  $\mu s$  rather than  $t_{\mbox{CYCLE}}$ .



## **Absolute Maximum Ratings**

SYMBOL	SYMBOL PARAMETER		MAX	UNIT
V <sub>I,ABS</sub>	Voltage applied to any RSL or CMOS pin with respect to GND	-0.3	V <sub>DD</sub> + 0.3	٧
V <sub>DD,ABS</sub> , V <sub>DDA,ABS</sub>	Voltage on V <sub>DD</sub> and V <sub>DDA</sub> with respect to GND	-0.5	V <sub>DD</sub> + 1.0	>
T <sub>STORE</sub>	Storage temperature	-50	100	°C

## **IDD-Supply Current Profile**

I <sub>DD</sub> VALUE	RDRAM BLOCKS CONSUMING POWER @ t <sub>CYCLE</sub> = 2.5 ns <sup>a</sup>	MIN	MAX	UNIT
I <sub>DD,PDN</sub>	Self-refresh only for INIT. LSR = 0	_	TBD	μА
I <sub>DD,NAP</sub>	T/RCLK-Nap	_	TBD	mA
I <sub>DD</sub> ,STBY	T/RCLK, ROW-demux	_	101	mA
I <sub>DD,ATTN</sub>	T/RCLK, ROW-demux, COL-demux	_	148	mA
IDD,ATTN-W	T/RCLK, ROW-demux, COL-demux, DQ-demux, 1 · WR-SenseAmp, 4 · ACT-Bank	_	575/635 <sup>b</sup>	mA
IDD,ATTN-R	T/RCLK, ROW-demux, COL-demux, DQ-mux, 1 · RD-SenseAmp, 4 · ACT-Bank <sup>C</sup>	_	567/575 <sup>b</sup>	mA
I <sub>DD,PWRUP</sub>	Power-up current (Interval between power-up and SETR command issued)		200	mA
I <sub>DD</sub> ,SETR	Power-up current (Interval between SETR and CLRR command)	_	332	mA

- a. The CMOS interface consumes power states.
- b. ×16/18 RDRAM data width.
- c. This does not include the  $I_{OL}$  sink current. The RDRAM dissipates  $I_{OL} \cdot V_{OL}$  in each output driver when a logic one is driven.

I <sub>DD</sub> VALUE	RDRAM BLOCKS CONSUMING POWER @ t <sub>CYCLE</sub> = 3.3 ns <sup>a</sup>	MIN	MAX	UNIT
I <sub>DD,PDN</sub>	Self-refresh only for INIT. LSR = 0		TBD	μА
I <sub>DD,NAP</sub>	T/RCLK-Nap		TBD	mA
I <sub>DD,STBY</sub>	T/RCLK, ROW-demux	<u></u>	TBD	mA
I <sub>DD,ATTN</sub>	T/RCLK, ROW-demux, COL-demux		TBD	mA
DD,ATTN-W	T/RCLK, ROW-demux, COL-demux, DQ-demux, 1 · WR-SenseAmp, 4 · ACT-Bank	_	TBD	mA
I <sub>DD,ATTN-R</sub>	T/RCLK, ROW-demux, COL-demux, DQ-mux, 1 · RD-SenseAmp, 4 · ACT-Bank b		TBD	mA
<sup>1</sup> DD,PWRUP	Power-up current (Interval between power-up and SETR command issued)	<del>_</del>	TBD	mA
DD,SETR	Power-up current (Interval between SETR and CLRR command)	<u> </u>	TBD	mA

- a. The CMOS interface consumes power states.
- b. This does not include the I<sub>OL</sub> sink current. The RDRAM dissipates I<sub>OL</sub> · V<sub>OL</sub> in each output driver when a logic one is driven.

## **Capacitance and Inductance**

Figure 48 shows the equivalent load circuit of the RSL and CMOS pins. The circuit models the load that the device presents to the Channel.




Figure 48. Equivalent Load Circuit for RSL Pins

This circuit does not include pin coupling effects that are often present in the packaged device. Because coupling effects make the effective single pin inductance L<sub>I</sub>, and capacitance C<sub>I</sub>, a function of neighboring pins, these parameters are intrinsically data-dependent. For purposes of specifying the device electrical loading on the Channel, the effective L<sub>I</sub> and C<sub>I</sub> are defined as the worst-case values over all specified operating conditions.

L<sub>I</sub> is defined as the effective pin inductance based on the device pin assignment. Because the pad assignment places each RSL signal adjacent to an AC ground (a Gnd or V<sub>DD</sub> pin), the effective inductance must be defined based on this configuration. Therefore, L<sub>I</sub> assumes a loop with the RSL pin adjacent to an AC ground.

C<sub>I</sub> is defined as the effective pin capacitance based on the device pin assignment. It is the sum of the effective package pin capacitance and the IO pad capacitance.

SYMBOL	PARAMETER AND CONDITIONS-RSL PINS		MIN	MAX	UNIT
L <sub>l</sub>	RSL effective input inductance		_	4.0	nH
			2.0	2.4	
Cı	RSL effective input capacitance <sup>a</sup>	-711	2.0	2.4	ρF
		-600	2.0	2.6	
ΔCι	Difference in C <sub>I</sub> value between average of any RSL pins of a single device.	CTM/CFM and		0.06	pF
R <sub>I</sub>	RSL effective input resistance		4	15	Ω

a. This value is a combination of the device IO circuitry and package capacitances.

SYMBOL	PARAMETER AND CONDITIONS-CMOS PINS	MIN	MAX	UNIT
LI,CMOS	CMOS effective input inductance	_	8.0	nH
C <sub>I,CMOS</sub>	CMOS effective input capacitance (SCK, CMD) <sup>a</sup>	1.7	2.1	pF
C <sub>I,CMOS,SIO</sub>	CMOS effective input capacitance (SIO1, SIO0) <sup>a</sup>	_	7.0	pF

a. This value is a combination of the device IO circuitry and package capacitances.

## **Glossary of Terms**

ACT Activate command from AV field

activate To access a row and place it in a sense amp

adjacent Two RDRAM banks which share sense amps (also called doubled banks)

ASYM
CCA register field for RSL VOL/VOH
ATTN
Power state-ready for ROW/COL packets
ATTNR
Power state-transmitting Q packets
ATTNW
Power state-receiving D packets
AV
Op-code field in ROW packets

bank A block of 2<sup>RBIT</sup> · 2<sup>CBIT</sup> storage cells in the core of the RDRAM

BC Bank address field in COLC packet
broadcast An operation executed by all RDRAMs
BR Bank address field in ROW packets

bubble Idle cycle (s) on RDRAM pins needed because of a resource constraint

BYT CNFGB register field-8/9 bits per byte
BX Bank address field in COLX packet
C Column address field in COLC packet
CAL Calibrate (IOL) command in XOP field

CBIT CNFGB register field-# of column address bits

CCA Control register-Current Control A CCB Control register-Current Control B CFM, CFMN Clock pins for receiving packets Channel ROW/COL/DQ pins and external wires Clear Reset command from SOP field CLRR CMD CMOS pin for initialization/power control CNFGA Control register with configuration fields **CNFGB** Control register with configuration fields

COL Pin for column access control

COL COLC, COLM or COLX packet on COL pins
COLC Column operation packet on COL pins
COLM Write mask packet on COL pins

column Rows in a bank or activated row in sense amps have 2<sup>CBIT</sup> dualocts column storage

command A decoded bit-combination from a field
COLX Extended operation packet on COL pins

controller A logic device which drives the ROW/COL/DQ wires for a Channel of RDRAMs

COP Column op-code field in COLC packet

CORG CNFGB register field-# of bank and row address bits

core The banks and sense amps of a RDRAM CTM, CTMN Clock pins for transmitting packets

current control Periodic operations to update the proper IOL value of RSL output drivers

D Write data packet on DQ pins
 DBL CNFGA register field double bank
 DC Device address field in COLC packet

device A RDRAM on a Channel

**DEVID** Control register with device address that is matched against DR, DC and DX fields

DM Device match for ROW packet decode
doubled-bank RDRAM with shared sense amp

DQA DQA and DQB pins
DQA Pins for data byte A
DQB Pins for data byte B

DQS NAPX register field-PDN/NAP exit

DR, DR4T, DR4F Device address field and packet framing fields in ROWA and ROWR packets

dualoct

16 bytes the smallest addressable data item

DX

Device address field in COLX packet

field A collection of bits in a packet

INIT Control register with initialization fields

initialization Configuring a Channel of RDRAMs so that they are ready to respond to transactions

LSR INIT register field-low-power self-refresh

M Mask op-code field (COLM/COLX packet)

MA Field in COLM packet for masking byte A

MB Field in COLM packet for masking byte B

MSK Mask command in M field

MVER Control register-manufacturer ID

NAP Power state-needs SCK/CMD wake-up

NAPR Nap command in ROP field

NAPRC Conditional nap command in ROP field NAPX register field-NAP exit delay A NAPXA NAPX register field-NAP exit delay B NAPXB No-Operation command in COP field NOCOP No-Operation command in ROP field NOROP NOXOP No-Operation command in XOP field INIT register field-NAP self-refresh NSR A collection of bits carried on the Channel packet Power state-needs SCK/CMD wakeup PDN PDNR Power-Down command in ROP field **PDNXA** Control register-PDN exit delay A Control register-PDN exit delay B PDNXB pin efficiency The fration of non-idle cycles on a pin

PREC, PRER and PREX precharge commands

PREC Precharge command in COP field

precharge Prepares sense amp and bank for Activate

PRER Precharge command in ROP field
PREX Precharge command in XOP field
PSX INIT register field PDN/NAP exit
PSR INIT register field PDN self refresh
PVER CNFGA register field protocol self refresh

Q Read data packet on DQ pins
R Row address field of ROWA packet
RD/RDA Read (/precharge) command in COP field
read Operation for accessing sense amp data

receive Moving information from the Channel into the RDRAM (a serial stream is demuxed)

REFA Refresh-Activate command in ROP field
REFB Control register-next bank (self-refresh)

REFBIT CNFGA register field-ignore bank bits (for REFA and self-refresh)

REFP Refresh-Precharge command in ROP field
REFR Control register-next row for REFA

refresh Periodic operations to restore storage cells

retire The automatic operation that stores write buffer into sense amp after WR command

RLXC, RLXR and RLXX relax commands

RLXC Relax command in COP field

RLXR Relax command in ROP field

RLXX Relax command in XOP field

ROP Row-op-code field in ROWR packet

row 2<sup>CBIT</sup> dualocts of cells (bank/sense amp)

ROW Pins for row access control

ROWA or ROWR packets on ROW pins

ROWA Activate packet on ROW pins
ROWR Row operation packet on ROW pins
RQ Alternative name for ROW/COL pins

RSL Rambus Signaling Levels

SAM Sample (IOL) command in XOP field

SA Serial address packet for control register transactions w/ SA address field

SBC Serial broadcast field in SRQ

SCK CMOS clock pin

SD Serial data packet for control register transactions w/ SD data field

SDEV Serial device address in SRQ packet
SDEVID INIT register field-Serial device ID
self-refresh Refresh mode for PDN and NAP

sense amp Fast storage that holds copy of bank's row

SETF Set fast clock command from SOP field
SETR Set reset command from SOP field

SINT Serial interval packet for control register read/write transactions

SIO0, SIO1 CMOS serial pins for control registers

SOP Serial op-code field in SRQ

SRD Serial read opcode command from SOP
SRP INIT register field-Serial Repeat bit

SRQ Serial request packet for control register read/write transactions

STBY Power state-ready for ROW packets
SVER Control register-stepping version

SWR Serial write op-code command from SOP
TCAS TCLSCAS register field-tCAS core delay

TCDLY0 Contol register-tCDLY0 delay
TCDLY1 Contol register-tCDLY1 delay

TCLS TCLSCAS register field-t<sub>CLS</sub> core delay
TCLSCAS
Control register-t<sub>CAS</sub> and t<sub>CLS</sub> delays

TCYCLE Control register-tCYCLE delay
TEST77 Control register-for test purposes
TEST78 Control register-for test purposes

transaction ROW, COL or DQ packets for memory access


transmit Moving information from the RDRAM onto the Channel (parallel word is muxed)

WR/WRA Write (/precharge) command in COP field write Operation of modifying sense amp data

KOP Extended opcode field in COLX packet


Unit: mm

P-TFBGA62-1312-0.80AZ




Unit: mm

### P-TFBGA62-1312-0.80BZ



Unit: mm

### P-TFBGA62-1312-0.80CZ



Unit: mm

### P-TFBGA62-1312-0.80DZ

