



MachXO2™ Family Data Sheet

Advance DS1035 Version 01.0, November 2010

Features

- **Flexible Logic Architecture**
 - Six devices with 256 to 6864 LUT4s and 18 to 335 I/Os
- **Ultra Low Power Devices**
 - Advanced 65 nm low power process
 - As low as 19 μ W standby power
 - Programmable low swing differential I/Os
 - Stand-by mode and other power saving options
- **Embedded and Distributed Memory**
 - Up to 240 Kbits sysMEM™ Embedded Block RAM
 - Up to 54 Kbits Distributed RAM
 - Dedicated FIFO control logic
- **On-Chip User Flash Memory**
 - Up to 256 Kbits of User Flash Memory
 - 100,000 write cycles
 - Accessible through WISHBONE, SPI, I²C and JTAG interfaces
 - Can be used as soft processor PROM or as Flash memory
- **Pre-Engineered Source Synchronous I/O**
 - DDR registers in I/O cells
 - Dedicated gearing logic
 - 7:1 Gearing for Display I/Os
 - Generic DDR, DDRX2, DDRX4
 - Dedicated DDR/DDR2/LPDDR memory with DQS support
- **High Performance, Flexible I/O Buffer**
 - Programmable sysIO™ buffer supports wide range of interfaces:
 - LVCMOS 3.3/2.5/1.8/1.5/1.2
 - LVTTTL
 - PCI
 - LVDS, Bus-LVDS, MLVDS, RSDS, LVPECL
 - SSTL 25/18
 - HSTL 18
 - Schmitt trigger inputs, up to 0.5V hysteresis
 - I/Os support hot socketing
 - On-chip differential termination
 - Programmable pull-up or pull-down mode
- **Flexible On-Chip Clocking**
 - Eight primary clocks
 - Up to two edge clocks per edge for high-speed I/O interfaces
 - Up to two analog PLLs per device with fractional-n frequency synthesis
 - Wide input frequency range (10 MHz to 400 MHz)
- **Non-volatile, Infinitely Reconfigurable**
 - Instant-on – powers up in microseconds
 - Single-chip, secure solution
 - Programmable through JTAG, SPI or I²C
 - Supports background programming of non-volatile memory
 - Optional dual boot with external SPI memory
- **TransFR™ Reconfiguration**
 - In-field logic update while system operates
- **Enhanced System Level Support**
 - On-chip hardened functions: SPI, I²C, timer/counter
 - On-chip oscillator with 5% accuracy
 - Unique TraceID for system tracking
 - One Time Programmable (OTP) mode
 - Single power supply with extended operating range
 - IEEE Standard 1149.1 boundary scan
 - IEEE 1532 compliant in-system programming
- **Broad Range of Package Options**
 - TQFP, WLCSP, ucBGA, csBGA, caBGA, ftBGA, fpBGA package options
 - Small footprint package options
 - As small as 2.5x2.5mm
 - Density migration supported
 - Advanced halogen-free packaging

Table 1-1. MachXO2™ Family Selection Guide

Device	LCMXO2-256	LCMXO2-640	LCMXO2-1200	LCMXO2-2000	LCMXO2-4000	LCMXO2-7000
LUTs	256	640	1280	2112	4320	6864
Distributed RAM (Kbits)	2	5	10	16	34	54
EBR SRAM (Kbits)	0	18	64	74	92	240
Number of EBR SRAM Blocks (9 Kbits/block)	0	2	7	8	10	26
UFM Memory Bits (Kbits)	0	24	64	80	96	256
V _{CC} Voltage and Device Options	Low Power without Regulator (ZE) – 1.2V High Performance with Regulator (HC) – 2.5V, 3.3V			Low Power without Regulator (ZE) – 1.2V High Performance with Regulator (HC) – 2.5V, 3.3V High Performance without Regulator (HE) – 1.2V		
Number of PLLs	0	0	1	1	2	2
Hardened Functions:						
I ² C	2	2	2	2	2	2
SPI	1	1	1	1	1	1
Timer/Counter	1	1	1	1	1	1
Packages	I/Os					
25-ball WLCSP ¹ (2.5x2.5 mm, 0.4 mm)			18			
36-ball WLCSP ¹ (3.1x3.1 mm, 0.4 mm)				29		
64-ball ucBGA (4x4 mm, 0.4 mm)	45					
100-pin TQFP (14x14 mm, 0.5 mm)	56	79	80	80		
132-ball csBGA (8x8 mm, 0.5 mm)	56	80	105	105	105	
144-pin TQFP (20x20 mm, 0.5 mm)			108	112	115	115
256-ball caBGA (14x14 mm, 0.8 mm)				207	207	207
256-ball ftBGA (17x17 mm, 1.0 mm)				207	207	207
332-ball caBGA (17x17 mm, 0.8 mm)					275	279
484-ball fpBGA (23x23 mm, 1.0 mm)					279	335

Notes:  Common footprint allows density migration within the same package.
1. Contact your Lattice sales representative for the support of WLCSP packages.

Introduction

The MachXO2 family of ultra low power, instant-on, non-volatile PLDs has six devices with densities ranging from 256 to 6864 Look-Up Tables (LUTs). In addition to LUT-based, low-cost programmable logic these devices feature Embedded Block RAM (EBR), Distributed RAM, User Flash Memory (UFM), Phase Locked Loops (PLLs), pre-engineered source synchronous I/O support, advanced configuration support including dual-boot capability and hardened versions of commonly used functions such as SPI controller, I²C controller and timer/counter. These features allow these devices to be used in low cost, high volume consumer and system applications.

The MachXO2 devices are designed on a 65nm non-volatile low power process. The device architecture has several features such as programmable low swing differential I/Os and the ability to turn off I/O banks, on-chip PLLs and oscillators dynamically. These features help manage static and dynamic power consumption resulting in low microwatt static power for all members of the family.

The MachXO2 devices are available in two versions – ultra low power (ZE) and high performance (HC and HE) devices. The ultra low power devices are offered in three speed grades -1, -2 and -3, with -3 being the fastest. Similarly, the high-performance devices are offered in three speed grades: -4, -5 and -6, with -6 being the fastest. HC devices have an internal linear voltage regulator which supports external VCC supply voltages of 3.3V or 2.5V. ZE

and HE devices only accept 1.2V as the external V_{CC} supply voltage. With the exception of power supply voltage all three types of devices (ZE, HC and HE) are functionally compatible and pin compatible with each other.

The MachXO2 PLDs are available in a broad range of advanced halogen-free packages ranging from the space saving 2.5x2.5 mm WLCSP to the 23x23 mm fpBGA. MachXO2 devices support density migration within the same package. Table 1-1 shows the LUT densities, package and I/O options, along with other key parameters.

The pre-engineered source synchronous logic implemented in the MachXO2 device family supports a broad range of interface standards, including LPDDR, DDR, DDR2 and 7:1 gearing for display I/Os.

The MachXO2 devices offer enhanced I/O features such as drive strength control, slew rate control, PCI compatibility, bus-keeper latches, pull-up resistors, pull-down resistors, open drain outputs and hot socketing. Pull-up, pull-down and bus-keeper features are controllable on a “per-pin” basis.

A user-programmable internal oscillator is included in MachXO2 devices. The clock output from this oscillator may be divided by the timer/counter for use as clock input in functions such as LED control, key-board scanner and similar state machines.

The MachXO2 devices also provide flexible, reliable and secure configuration from on-chip Flash memory. These devices can also configure themselves from external SPI Flash or be configured by an external master through the JTAG test access port or through the I²C port. Additionally, MachXO2 devices support dual-boot capability (using external Flash memory) and remote field upgrade (TransFR) capability.


Lattice provides a variety of design tools that allow complex designs to be efficiently implemented using the MachXO2 family of devices. Popular logic synthesis tools provide synthesis library support for MachXO2. Lattice design tools use the synthesis tool output along with the user-specified preferences and constraints to place and route the design in the MachXO2 device. These tools extract the timing from the routing and back-annotate it into the design for timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) LatticeCORE™ modules, including a number of reference designs licensed free of charge, optimized for the MachXO2 PLD family. By using these configurable soft core IP cores as standardized blocks, users are free to concentrate on the unique aspects of their design, increasing their productivity.

Architecture Overview


The MachXO2 family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO). The larger logic density devices in this family have sysCLOCK™ PLLs and blocks of sysMEM Embedded Block RAM (EBRs). Figures 2-1 and 2-2 show the block diagrams of the various family members.

Figure 2-1. Top View of the MachXO2-1200 Device



Note: 1. MachXO2-256, and MachXO2-640 are similar to MachXO2-1200. Both devices have no PLLs. MachXO2-256 has a lower LUT count and no EBR blocks. MachXO2-640 has a lower LUT count and two EBR blocks.

Figure 2-2. Top View of the MachXO2-4000 Device



Note: MachXO2-2000 and MachXO2-7000 are similar to MachXO2-4000. MachXO2-2000 has a lower LUT count, one PLL, and eight EBR blocks. MachXO2-7000 has a higher LUT count, two PLLs, and 24 EBR blocks.

The logic blocks, Programmable Functional Unit (PFU) and sysMEM EBR blocks, are arranged in a two-dimensional grid with rows and columns. Each row has either the logic blocks or the EBR blocks. The PIO cells are located at the periphery of the device, arranged into banks. The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register functions. The PIOs utilize a flexible I/O buffer referred to as a sysIO buffer that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

In the MachXO2 family, the number of sysIO banks varies by device. There are different types of I/O buffers on the different banks. Refer to the details in later sections of this document. The sysMEM EBRs are large, dedicated fast memory blocks; these blocks are found in MachXO2-640 and larger devices. These blocks can be configured as RAM, ROM or FIFO. FIFO support includes dedicated FIFO pointer and flag “hard” control logic to minimize LUT usage.

The MachXO2 architecture also provides up to two sysCLOCK Phase Locked Loop (PLL) blocks on MachXO2-1200 and larger devices. These blocks are located at the ends of the on-chip Flash block. The PLLs have multiply, divide, and phase shifting capabilities that are used to manage the frequency and phase relationships of the clocks.


MachXO2 devices provide commonly used hardened functions such as SPI controller, I²C controller and timer/counter. MachXO2-640 and higher density devices also provide User Flash Memory (UFM). These hardened functions and the UFM interface to the core logic and routing through a WISHBONE interface. The UFM can also be accessed through the SPI, I²C and JTAG ports.

Every device in the family has a JTAG port that supports programming and configuration of the device as well as access to the user logic. The MachXO2 devices are available for operation from 3.3V, 2.5V and 1.2V power supplies, providing easy integration into the overall system.

PFU Blocks

The core of the MachXO2 device consists of PFU blocks, which can be programmed to perform logic, arithmetic, distributed RAM and distributed ROM functions. Each PFU block consists of four interconnected slices numbered 0 to 3 as shown in Figure 2-3. Each slice contains two LUTs and two registers. There are 53 inputs and 25 outputs associated with each PFU block.

Figure 2-3. PFU Block Diagram



Slices


Slices 0-3 contain two LUT4s feeding two registers. Slices 0-2 can be configured as distributed memory. Table 2-1 shows the capability of the slices in PFU blocks along with the operation modes they enable. In addition, each PFU contains logic that allows the LUTs to be combined to perform functions such as LUT5, LUT6, LUT7 and LUT8. The control logic performs set/reset functions (programmable as synchronous/ asynchronous), clock select, chip-select and wider RAM/ROM functions.

Table 2-1. Resources and Modes Available per Slice

Slice	PFU Block	
	Resources	Modes
Slice 0	2 LUT4s and 2 Registers	Logic, Ripple, RAM, ROM
Slice 1	2 LUT4s and 2 Registers	Logic, Ripple, RAM, ROM
Slice 2	2 LUT4s and 2 Registers	Logic, Ripple, RAM, ROM
Slice 3	2 LUT4s and 2 Registers	Logic, Ripple, ROM

Figure 2-4 shows an overview of the internal logic of the slice. The registers in the slice can be configured for positive/negative and edge triggered or level sensitive clocks. All slices have 15 inputs from routing and one from the carry-chain (from the adjacent slice or PFU). There are seven outputs: six for routing and one to carry-chain (to the adjacent PFU). Table 2-2 lists the signals associated with Slices 0-3.

Figure 2-4. Slice Diagram



For Slices 0 and 1, memory control signals are generated from Slice 2 as follows:
 WCK is CLK
 WRE is from LSR
 DI[3:2] for Slice 1 and DI[1:0] for Slice 0 data from Slice 2
 WAD [A:D] is a 4-bit address from slice 2 LUT input

Table 2-2. Slice Signal Descriptions

Function	Type	Signal Names	Description
Input	Data signal	A0, B0, C0, D0	Inputs to LUT4
Input	Data signal	A1, B1, C1, D1	Inputs to LUT4
Input	Multi-purpose	M0/M1	Multi-purpose input
Input	Control signal	CE	Clock enable
Input	Control signal	LSR	Local set/reset
Input	Control signal	CLK	System clock
Input	Inter-PFU signal	FCIN	Fast carry in ¹
Output	Data signals	F0, F1	LUT4 output register bypass signals
Output	Data signals	Q0, Q1	Register outputs
Output	Data signals	OFX0	Output of a LUT5 MUX
Output	Data signals	OFX1	Output of a LUT6, LUT7, LUT8 ² MUX depending on the slice
Output	Inter-PFU signal	FCO	Fast carry out ¹

1. See Figure 2-3 for connection details.
2. Requires two PFUs.

Modes of Operation

Each slice has up to four potential modes of operation: Logic, Ripple, RAM and ROM.

Logic Mode

In this mode, the LUTs in each slice are configured as 4-input combinatorial lookup tables. A LUT4 can have 16 possible input combinations. Any four input logic functions can be generated by programming this lookup table. Since there are two LUT4s per slice, a LUT5 can be constructed within one slice. Larger look-up tables such as LUT6, LUT7 and LUT8 can be constructed by concatenating other slices. Note LUT8 requires more than four slices.

Ripple Mode

Ripple mode supports the efficient implementation of small arithmetic functions. In Ripple mode, the following functions can be implemented by each slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Up/down counter with asynchronous clear
- Up/down counter with preload (sync)
- Ripple mode multiplier building block
- Multiplier support
- Comparator functions of A and B inputs
 - A greater-than-or-equal-to B
 - A not-equal-to B
 - A less-than-or-equal-to B

Ripple mode includes an optional configuration that performs arithmetic using fast carry chain methods. In this configuration (also referred to as CCU2 mode) two additional signals, Carry Generate and Carry Propagate, are generated on a per-slice basis to allow fast arithmetic functions to be constructed by concatenating slices.

RAM Mode

In this mode, a 16x4-bit distributed single port RAM (SPR) can be constructed by using each LUT block in Slice 0 and Slice 1 as a 16x1-bit memory. Slice 2 is used to provide memory address and control signals. A 16x2-bit Pseudo Dual Port RAM (PDPR) memory is created by using one slice as the read-write port and the other companion slice as the read-only port.

MachXO2 devices support distributed memory initialization.

The Lattice design tools support the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of slices required to implement different distributed RAM primitives. For more information about using RAM in MachXO2 devices, please see TN1201, [Memory Usage Guide for MachXO2 Devices](#).

Table 2-3. Number of Slices Required For Implementing Distributed RAM

	SPR 16x4	PDPR 16x4
Number of slices	3	3

Note: SPR = Single Port RAM, PDPR = Pseudo Dual Port RAM

ROM Mode

ROM mode uses the LUT logic; hence, slices 0-3 can be used in ROM mode. Preloading is accomplished through the programming interface during PFU configuration.

For more information on the RAM and ROM modes, please refer to TN1201, [Memory Usage Guide for MachXO2 Devices](#).

Routing

There are many resources provided in the MachXO2 devices to route signals individually or as buses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PFU connections are made with three different types of routing resources: x1 (spans two PFUs), x2 (spans three PFUs) and x6 (spans seven PFUs). The x1, x2, and x6 connections provide fast and efficient connections in the horizontal and vertical directions.

The design tools take the output of the synthesis tool and places and routes the design. Generally, the place and route tool is completely automatic, although an interactive routing editor is available to optimize the design.

Clock/Control Distribution Network


Each MachXO2 device has eight clock inputs (PCLK [T, C] [Banknum]_[2..0]) – three pins on the left side, two pins each on the bottom and top sides and one pin on the right side. These clock inputs drive the clock nets. These eight inputs can be differential or single-ended and may be used as general purpose I/O if they are not used to drive the clock nets.

The MachXO2 architecture has three types of clocking resources: edge clocks, primary clocks and secondary high fanout nets. MachXO2-1200 and higher density devices have two edge clocks each on the top and bottom edges. Edge clocks are used to clock I/O registers and have low injection time and skew. Edge clock inputs are from PLL outputs, primary clock pads, edge clock bridge outputs and CIB sources.

The eight primary clock lines in the primary clock network drive throughout the entire device and can provide clocks for all resources within the device including PFUs, EBRs, routing and PICs. In addition to the primary clock signals MachXO2 devices also have eight secondary high fanout signals which can be used for global control signals, such as clock enables, synchronous or asynchronous clears, presets, output enables, etc. Internal logic can drive the global clock network for internally-generated global clocks and control signals.

The primary clock signals for the MachXO2-256 and MachXO2-640 are generated from eight 17:1 muxes. The available clock sources include eight I/O sources and 9 routing inputs. Primary clock signals for the MachXO2-1200 and larger devices are generated from eight 27:1 muxes. The available clock sources include eight I/O sources, 11 routing inputs, eight clock divider inputs and up to eight sysCLOCK PLL outputs.

Figure 2-5. Primary Clocks for MachXO2 Devices




Primary clocks for MachXO2-1200 and larger devices.

Note: MachXO2-640 and smaller devices do not have inputs from Edge Clock Divider. These devices have 17:1 muxes instead of 27:1 muxes.

Eight secondary high fanout nets are generated from eight 8:1 muxes as shown in Figure 2-6. One of eight inputs to the secondary high fanout net input mux comes from dual function clock pins and remaining seven come from internal routing.

Figure 2-6. Secondary High Fanout Nets for MachXO2 Devices



sysCLOCK Phase Locked Loops (PLLs)

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The MachXO2-1200 and larger devices have one or more sysCLOCK PLL. CLKI is the reference frequency input to the PLL and its source can come from an external I/O pin or from internal routing. CLKFB is the feedback signal to the PLL which can come from internal routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The MachXO2 sysCLOCK PLLs support high resolution (16-bit) fractional-N synthesis. Fractional-N frequency synthesis that allows the user to generate an output clock which is a non-integer multiple of the input frequency.

$$f_{OUT} = (f_{IN}/DIV_{IN}) * (N.F)/DIV_{FBK}$$

Where: $N.F = N + (F/2^{16})$

Each output has its own output divider, thus allowing the PLL to generate different frequencies for each output. The output dividers can have a value from 1 to 128. The CLKOS2 and CLKOS3 dividers may also be cascaded together to generate low frequency clocks. The CLKOP, CLKOS, CLKOS2, and CLKOS3 outputs can all be used to drive the MachXO2 clock distribution network directly or general purpose routing resources can be used.

The LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected. A block diagram of the PLL is shown in Figure 2-7.

The setup and hold times of the device can be improved by programming a phase shift into the CLKOS, CLKOS2, and CLKOS3 output clocks which will advance or delay the output clock with reference to the CLKOP output clock. This phase shift can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after a phase adjustment on the output used as the feedback source and not relock until the t_{LOCK} parameter has been satisfied.

The MachXO2 also has a feature that allows the user to select between two different reference clock sources dynamically. This feature is implemented using the PLLREFCS primitive.

The MachXO2 PLL contains a WISHBONE port feature that allows the PLL settings, including divider values, to be dynamically changed from the user logic. When using this feature the EFB block must also be instantiated in the design to allow access to the WISHBONE ports. Similar to the dynamic phase adjustment, when PLL settings are updated through the WISHBONE port the PLL may lose lock and not relock until the t_{LOCK} parameter has been satisfied.

For more details on the PLL and the WISHBONE interface, see TN1199, [MachXO2 sysCLOCK PLL Design and Usage Guide](#).

Figure 2-7. PLL Diagram




Table 2-4 provides signal descriptions of the PLL block.

Table 2-4. PLL Signal Descriptions

Port Name	I/O	Description
CLKI	I	Input clock to PLL
CLKFB	I	Feedback clock
PHASESEL[1:0]	I	Select which output is affected by Dynamic Phase adjustment ports
PHASEDIR	I	Dynamic Phase adjustment direction
PHASESTEP	I	Dynamic Phase step – toggle shifts VCO phase adjust by one step.
CLKOP	O	Primary PLL output clock (with phase shift adjustment)
CLKOS	O	Secondary PLL output clock (with phase shift adjust)
CLKOS2	O	Secondary PLL output clock2 (with phase shift adjust)
CLKOS3	O	Secondary PLL output clock3 (with phase shift adjust)
LOCK	O	PLL LOCK, asynchronous signal. Active high indicates PLL is locked to input and feedback signals.
INTLOCK	O	PLL internal LOCK, asynchronous signal. Active high indicates PLL lock using internal feedback.
DPHSRC	O	Dynamic Phase source – ports or WISHBONE is active
STDBY	I	Standby signal to power down the PLL
PLLWAKESYNC	I	PLL wake-up sync. Enable PLL to switch from internal to user feed-back path when the PLL wakes up.
RST	I	PLL reset without resetting the M-divider. Active high reset.
RESETM	I	PLL reset - includes resetting the M-divider. Active high reset.
RESETC	I	Reset for CLKOS2 output divider only. Active high reset.
RESETD	I	Reset for CLKOS3 output divider only. Active high reset.
ENCLKOP	I	Enable PLL output CLKOP
ENCLKOS	I	Enable PLL output CLKOS when port is active
ENCLKOS2	I	Enable PLL output CLKOS2 when port is active
ENCLKOS3	I	Enable PLL output CLKOS3 when port is active
PLLCLK	I	PLL data bus clock input signal
PLLRST	I	PLL data bus reset. This resets only the data bus not any register values.
PLLSTB	I	PLL data bus strobe signal
PLLWE	I	PLL data bus write enable signal
PLLADDR [4:0]	I	PLL data bus address
PLLDATI [7:0]	I	PLL data bus data input
PLLDATO [7:0]	O	PLL data bus data output
PLLACK	O	PLL data bus acknowledge signal

sysMEM Embedded Block RAM Memory

The MachXO2-640 and larger devices contain sysMEM Embedded Block RAMs (EBRs). The EBR consists of a 9-Kbit RAM, with dedicated input and output registers. This memory can be used for a wide variety of purposes including data buffering, PROM for the soft processor and FIFO.

sysMEM Memory Block

The sysMEM block can implement single port, dual port, pseudo dual port, or FIFO memories. Each block can be used in a variety of depths and widths as shown in Table 2-5.

Table 2-5. sysMEM Block Configurations

Memory Mode	Configurations
Single Port	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9
True Dual Port	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9
Pseudo Dual Port	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18
FIFO	8,192 x 1 4,096 x 2 2,048 x 4 1,024 x 9 512 x 18

Bus Size Matching

All of the multi-port memory modes support different widths on each of the ports. The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1, and so on. Although the word size and number of words for each port varies, this mapping scheme applies to each port.

RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration. EBR initialization data can be loaded from the UFM. To maximize the number of UFM bits, initialize the EBRs to an all-zero pattern. Initializing to an all-zero pattern does not use up UFM bits. MachXO2 devices have been designed such that multiple EBRs share the same initialization memory space if they are initialized to the same pattern.

By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

Memory Cascading

Larger and deeper blocks of RAM can be created using EBR sysMEM Blocks. Typically, the Lattice design tools cascade memory transparently, based on specific design inputs.

Single, Dual, Pseudo-Dual Port and FIFO Modes

Figure 2-8 shows the five basic memory configurations and their input/output names. In all the sysMEM RAM modes, the input data and addresses for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the memory array output.

Figure 2-8. sysMEM Memory Primitives




Table 2-6. EBR Signal Descriptions

Port Name	Description	Active State
CLK	Clock	Rising Clock Edge
CE	Clock Enable	Active High
OCE ¹	Output Clock Enable	Active High
RST	Reset	Active High
BE ¹	Byte Enable	Active High
WE	Write Enable	Active High
AD	Address Bus	—
DI	Data In	—
DO	Data Out	—
CS	Chip Select	Active High
AFF	FIFO RAM Almost Full Flag	—
FF	FIFO RAM Full Flag	—
AEF	FIFO RAM Almost Empty Flag	—
EF	FIFO RAM Empty Flag	—
RPRST	FIFO RAM Read Pointer Reset	—

1. Optional signals.
2. For dual port EBR primitives a trailing 'A' or 'B' in the signal name specifies the EBR port A or port B respectively.
3. For FIFO RAM mode primitive, a trailing 'R' or 'W' in the signal name specifies the FIFO read port or write port respectively.
4. For FIFO RAM mode primitive FULLI has the same function as CSW(2) and EMPTYI has the same function as CSR(2)

The EBR memory supports three forms of write behavior for single or dual port operation:

1. **Normal** – Data on the output appears only during the read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
2. **Write Through** – A copy of the input data appears at the output of the same port. This mode is supported for all data widths.
3. **Read-Before-Write** – When new data is being written, the old contents of the address appears at the output. This mode is supported for x1, x2, x4, and x9 data widths.

FIFO Configuration

The FIFO has a write port with data-in, CEW, WE and CLKW signals. There is a separate read port with data-out, RCE, RE and CLKR signals. The FIFO internally generates Almost Full, Full, Almost Empty and Empty Flags. The Full and Almost Full flags are registered with CLKW. The Empty and Almost Empty flags are registered with CLKR. Table 2-7 shows the range of programming values for these flags.

Table 2-7. Programmable FIFO Flag Ranges

Flag Name	Programming Range
Full (FF)	1 to max (up to 2^N-1)
Almost Full (AF)	1 to Full-1
Almost Empty (AE)	1 to Full-1
Empty (EF)	0


N = Address bit width.

The FIFO state machine supports two types of reset signals: RSTA and RSTB. The RSTA signal is a global reset that clears the contents of the FIFO by resetting the read/write pointer and puts the FIFO flags in their initial reset state. The RSTB signal is used to reset the read pointer. The purpose of this reset is to retransmit the data that is in the FIFO. In these applications it is important to keep careful track of when a packet is written into or read from the FIFO.

Memory Core Reset

The memory core contains data output latches for ports A and B. These are simple latches that can be reset synchronously or asynchronously. RSTA and RSTB are local signals, which reset the output latches associated with port A and port B respectively. The Global Reset (GSRN) signal resets both ports. The output data latches and associated resets for both ports are as shown in Figure 2-9.

Figure 2-9. Memory Core Reset




For further information on the sysMEM EBR block, please refer to TN1201, [Memory Usage Guide for MachXO2 Devices](#).

EBR Asynchronous Reset

EBR asynchronous reset or GSR (if used) can only be applied if all clock enables are low for a clock cycle before the reset is applied and released a clock cycle after the reset is released, as shown in Figure 2-10. The GSR input to the EBR is always asynchronous.

Figure 2-10. EBR Asynchronous Reset (Including GSR) Timing Diagram



If all clock enables remain enabled, the EBR asynchronous reset or GSR may only be applied and released after the EBR read and write clock inputs are in a steady state condition for a minimum of $1/f_{MAX}$ (EBR clock). The reset release must adhere to the EBR synchronous reset setup time before the next active read or write clock edge.

If an EBR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during device wake up must occur before the release of the device I/Os becoming active.

These instructions apply to all EBR RAM, ROM and FIFO implementations. For the EBR FIFO mode, the GSR signal is always enabled and the WE and RE signals act like the clock enable signals in Figure 2-10. The reset timing rules apply to the RPRreset input versus the RE input and the RST input versus the WE and RE inputs. Both RST and RPRreset are always asynchronous EBR inputs. For more details refer to TN1201, [Memory Usage Guide for MachXO2 Devices](#).

Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled.


Programmable I/O Cells (PIC)

The programmable logic associated with an I/O is called a PIO. The individual PIO are connected to their respective sysIO buffers and pads. On the MachXO2 devices, the PIO cells are assembled into groups of four PIO cells called a Programmable I/O Cell or PIC. The PICs are placed on all four sides of the device.

On all the MachXO2 devices, two adjacent PIOs can be combined to provide a complementary output driver pair. The I/O pin pairs are labeled as “T” and “C” to distinguish between the true and complement pins.

The MachXO2-1200 and higher density devices contain enhanced I/O capability. All PIO pairs on these larger devices can implement differential receivers. Half of the PIO pairs on the top edge of these devices can be configured as true LVDS transmit pairs. The PIO pairs on the bottom edge of these higher density devices have on-chip differential termination and also provide PCI support.

Figure 2-11. Group of Four Programmable I/O Cells



Notes:

1. Input gearbox is available only in PIC on the bottom edge of MachXO2-1200 and larger devices.
2. Output gearbox is available only in PIC on the top edge of MachXO2-1200 and larger devices.

PIO

The PIO contains three blocks: an input register block, output register block and tri-state register block. These blocks contain registers for operating in a variety of modes along with the necessary clock and selection logic.

Table 2-8. PIO Signal List

Pin Name	I/O Type	Description
CE	Input	Clock Enable
D	Input	Pin input from sysIO buffer.
INDD	Output	Register bypassed input.
INCK	Output	Clock input
Q0	Output	DDR positive edge input
Q1	Output	Registered input/DDR negative edge input
D0	Input	Output signal from the core (SDR and DDR)
D1	Input	Output signal from the core (DDR)
TD	Input	Tri-state signal from the core
Q	Output	Data output signals to sysIO Buffer
TQ	Output	Tri-state output signals to sysIO Buffer
DQSR90 ¹	Input	DQS shift 90-degree read clock
DQSW90 ¹	Input	DQS shift 90-degree write clock
DDRCLKPOL ¹	Input	DDR input register polarity control signal from DQS
SCLK	Input	System clock for input and output/tri-state blocks.
RST	Input	Local set reset signal

1. Available in PIO on right edge only.

Input Register Block


The input register blocks for the PIOs on all edges, contain delay elements and registers that can be used to condition high-speed interface signals, such as DDR generic is part of the source synchronous interfaces, before they are passed to the device core. In addition to this functionality, the input register blocks for the PIOs on the right edge include built-in logic to interface to DDR memory.

Figure 2-12 shows the input register block for the PIOs located on the left, top and bottom edges. Figure 2-13 shows the input register block for the PIOs on the right edge.

Left, Top, Bottom Edges

Input signals are fed from the sysIO buffer to the input register block (as signal D). If desired, the input signal can bypass the register and delay elements and be used directly as a combinatorial signal (INDD), and a clock (INCK). If an input delay is desired, users can select a fixed delay. I/Os on the bottom edge also have a dynamic delay, DEL[4:0]. The delay, if selected, reduces input register hold time requirements when using a global clock. The input block allows two modes of operation. In single data rate (SDR) the data is registered with the system clock (SCLK) by one of the registers in the single data rate sync register block. In Generic DDR mode, two registers are used to sample the data on the positive and negative edges of the system clock (SCLK) signal, creating two data streams.

Figure 2-12. MachXO2 Input Register Block Diagram (PIO on Left, Top and Bottom Edges)




Right Edge

The input register block on the right edge is a superset of the same block on the top, bottom, and left edges. In addition to the modes described above, the input register block on the right edge also supports DDR memory mode.

In DDR memory mode, two registers are used to sample the data on the positive and negative edges of the modified DQS (DQSR90) in the DDR Memory mode creating two data streams. Before entering the core, these two data streams are synchronized to the system clock to generate two data streams.

The signal DDRCLKPOL controls the polarity of the clock used in the synchronization registers. It ensures adequate timing when data is transferred to the system clock domain from the DQS domain. The DQSR90 and DDRCLKPOL signals are generated in the DQS read-write block.

Figure 2-13. MachXO2 Input Register Block Diagram (PIO on Right Edge)



Output Register Block

The output register block registers signals from the core of the device before they are passed to the sysIO buffers.


Left, Top, Bottom Edges

In SDR mode, D0 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as a D-type register or latch.

In DDR generic mode, D0 and D1 inputs are fed into registers on the positive edge of the clock. At the next falling edge the registered D1 input is registered into the register Q1. A multiplexer running off the same clock is used to switch the mux between the outputs of registers Q0 and Q1 that will then feed the output.

Figure 2-14 shows the output register block on the left, top and bottom edges.

Figure 2-14. MachXO2 Output Register Block Diagram (PIO on the Left, Top and Bottom Edges)




Right Edge

The output register block on the right edge is a superset of the output register on left, top and bottom edges of the device. In addition to supporting SDR and Generic DDR modes, the output register blocks for PIOs on the right edge include additional logic to support DDR-memory interfaces. Operation of this block is similar to that of the output register block on other edges.

In DDR memory mode, D0 and D1 inputs are fed into registers on the positive edge of the clock. At the next falling edge the registered D1 input is registered into the register Q1. A multiplexer running off the DQSW90 signal is used to switch the mux between the outputs of registers Q0 and Q1 that will then feed the output.

Figure 2-15 shows the output register block on the right edge.

Figure 2-15. MachXO2 Output Register Block Diagram (PIO on the Right Edges)



Tri-state Register Block

The tri-state register block registers tri-state control signals from the core of the device before they are passed to the sysIO buffers. The block contains a register for SDR operation. In SDR, TD input feeds one of the flip-flops that then feeds the output.

The tri-state register blocks on the right edge contain an additional register for DDR memory operation. In DDR memory mode, the register TS input is fed into another register that is clocked using the DQSW90 signal. The output of this register is used as a tri-state control.

Input Gearbox


Each PIC on the bottom edge has a built-in 1:8 input gearbox. Each of these input gearboxes may be programmed as a 1:7 de-serializer or as one IDDRX4 (1:8 gearbox) gearbox or as two IDDRX2 (1:4) gearboxes. Table 2-9 shows the gearbox signals.

Table 2-9. Input Gearbox Signal List

Name	I/O Type	Description
D	Input	High-speed data input after programmable delay in PIO A input register block
ALIGNWD	Input	Data alignment signal from device core
SCLK	Input	Slow-speed system clock
ECLK[1:0]	Input	High-speed edge clock
RST	Input	Reset
Q[7:0]	Output	Low-speed data to device core: Video RX(1:7): Q[6:0] GDDR4(1:8): Q[7:0] GDDR2(1:4)(IOL-A): Q4, Q5, Q6, Q7 GDDR2(1:4)(IOL-C): Q0, Q1, Q2, Q3

These gearboxes have three stage pipeline registers. The first stage registers sample the high-speed input data by the high-speed edge clock on its rising and falling edges. The second stage registers perform data alignment based on the control signals UPDATE and SEL from the control block. The third stage pipeline registers pass the data to the device core synchronized to the low-speed system clock. Figure 2-16 shows a block diagram of the input gearbox.

Figure 2-16. Input Gearbox



More information on the input gearbox is available in TN1203, [Implementing High-Speed Interfaces with MachXO2 Devices](#).

Output Gearbox


Each PIC on the top edge has a built-in 8:1 output gearbox. Each of these output gearboxes may be programmed as a 7:1 serializer or as one ODDR4 (8:1 gearbox) gearbox or as two ODDR2 (4:1) gearboxes. Table 2-10 shows the gearbox signals.

Table 2-10. Output Gearbox Signal List

Name	I/O Type	Description
Q	Output	High-speed data output
D[7:0]	Input	Low-speed data from device core
Video TX(7:1): D[6:0]		
GDDR4(8:1): D[7:0]		
GDDR2(4:1)(IOL-A): D[3:0]		
GDDR2(4:1)(IOL-C): D[7:4]		
SCLK	Input	Slow-speed system clock
ECLK [1:0]	Input	High-speed edge clock
RST	Input	Reset

The gearboxes have three stage pipeline registers. The first stage registers sample the low-speed input data on the low-speed system clock. The second stage registers transfer data from the low-speed clock registers to the high-speed clock registers. The third stage pipeline registers controlled by high-speed edge clock shift and mux the high-speed data out to the sysIO buffer. Figure 2-17 shows the output gearbox block diagram.

Figure 2-17. Output Gearbox



More information on the output gearbox is available in TN1203, [Implementing High-Speed Interfaces with MachXO2 Devices](#).

DDR Memory Support

Certain PICs on the right edge of MachXO2-1200 and larger devices, have additional circuitry to allow the implementation of DDR memory interfaces. There are two groups of 14 or 12 PIOs each on the right edge with additional circuitry to implement DDR memory interfaces. This capability allows the implementation of up to 16-bit wide memory interfaces. One PIO from each group contains a control element, the DQS Read/Write Block, to facilitate the

generation of clock and control signals (DQSR90, DQSW90, DDRCLKPOL and DATAVALID). These clock and control signals are distributed to the other PIO in the group through dedicated low skew routing.

DQS Read Write Block

Source synchronous interfaces generally require the input clock to be adjusted in order to correctly capture data at the input register. For most interfaces a PLL is used for this adjustment. However, in DDR memories the clock (referred to as DQS) is not free-running so this approach cannot be used. The DQS Read Write block provides the required clock alignment for DDR memory interfaces. DQSR90 and DQSW90 signals are generated by the DQS Read Write block from the DQS input.

In a typical DDR memory interface design, the phase relationship between the incoming delayed DQS strobe and the internal system clock (during the read cycle) is unknown. The MachXO2 family contains dedicated circuits to transfer data between these domains. To prevent set-up and hold violations, at the domain transfer between DQS (delayed) and the system clock, a clock polarity selector is used. This circuit changes the edge on which the data is registered in the synchronizing registers in the input register block. This requires evaluation at the start of each read cycle for the correct clock polarity. Prior to the read operation in DDR memories, DQS is in tri-state (pulled by termination). The DDR memory device drives DQS low at the start of the preamble state. A dedicated circuit in the DQS Read Write block detects the first DQS rising edge after the preamble state and generates the DDRCLKPOL signal. This signal is used to control the polarity of the clock to the synchronizing registers.

The temperature, voltage and process variations of the DQS delay block are compensated by a set of calibration signals (6-bit bus) from a DLL on the right edge of the device. The DLL loop is compensated for temperature, voltage and process variations by the system clock and feedback loop.

sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in groups referred to as banks. The sysIO buffers allow users to implement a wide variety of standards that are found in today's systems including LVCMOS, TTL, PCI, SSTL, HSTL, LVDS, BLVDS, MLVDS and LVPECL.

Each bank is capable of supporting multiple I/O standards. In the MachXO2 devices, single-ended output buffers, ratioed input buffers (LVTTTL, LVCMOS and PCI), differential (LVDS) and referenced input buffers (SSTL and HSTL) are powered using I/O supply voltage (V_{CCIO}). Each sysIO bank has its own V_{CCIO} . In addition, each bank has a voltage reference, V_{REF} which allows the use of referenced input buffers independent of the bank V_{CCIO} .

MachXO2-256 and MachXO2-640 devices contain single-ended ratioed input buffers and single-ended output buffers with complementary outputs on all the I/O banks. Note that the single-ended input buffers on these devices do not contain PCI clamps. In addition to the single-ended I/O buffers these two devices also have differential and referenced input buffers on all I/Os. The I/Os are arranged in pairs, the two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential input buffer and the comp (complementary) pad is associated with the negative side of the differential input buffer.

MachXO2-1200, MachXO2-2000, MachXO2-4000 and MachXO2-7000 devices contain three types of sysIO buffer pairs.

1. Left and Right sysIO Buffer Pairs

The sysIO buffer pairs in the left and right banks of the device consist of two single-ended output drivers and two single-ended input buffers (for ratioed inputs such as LVCMOS and LVTTTL). The I/O pairs on the left and right of the devices also have differential and referenced input buffers.

2. Bottom sysIO Buffer Pairs

The sysIO buffer pairs in the bottom bank of the device consist of two single-ended output drivers and two single-ended input buffers (for ratioed inputs such as LVCMOS and LVTTTL). The I/O pairs on the bottom also have differential and referenced input buffers. Only the I/Os on the bottom banks have programmable PCI clamps

and differential input termination. The PCI clamp is enabled after V_{CC} and V_{CCIO} are at valid operating levels and the device has been configured.

3. Top sysIO Buffer Pairs

The sysIO buffer pairs in the top bank of the device consist of two single-ended output drivers and two single-ended input buffers (for ratioed inputs such as LVCMOS and LVTTTL). The I/O pairs on the top also have differential and referenced I/O buffers. Half of the sysIO buffer pairs on the top edge have true differential outputs. The sysIO buffer pair comprising of the A and B PIOs in every PIC on the top edge have a differential output driver. The referenced input buffer can also be configured as a differential input buffer.

Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when V_{CC} has reached V_{PORUP} level defined in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all V_{CCIO} banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. The default configuration of the I/O pins in a blank device is tri-state with a weak pull-down to GND. The I/O pins will maintain the blank configuration until V_{CC} and V_{CCIO} (for I/O banks containing configuration I/Os) have reached V_{PORUP} levels at which time the I/Os will take on the user-configured settings.

There are various ways a user can ensure that there are no spurious signals on critical outputs as the device powers up. These are discussed in more detail in TN1202, [MachXO2 sysIO Usage Guide](#).

Supported Standards

The MachXO2 sysIO buffer supports both single-ended and differential standards. Single-ended standards can be further subdivided into LVCMOS, LVTTTL, and PCI. The buffer supports the LVTTTL, PCI, LVCMOS 1.2, 1.5, 1.8, 2.5, and 3.3V standards. In the LVCMOS and LVTTTL modes, the buffer has individually configurable options for drive strength, bus maintenance (weak pull-up, weak pull-down, bus-keeper latch or none) and open drain. BLVDS, MLVDS and LVPECL output emulation is supported on all devices. The MachXO2-1200 and higher devices support on-chip LVDS output buffers on approximately 50% of the I/Os on the top bank. Differential receivers for LVDS, BLVDS, MLVDS and LVPECL are supported on all banks of MachXO2 devices. PCI support is provided in the bottom bank of the MachXO2-1200 and higher density devices. Table 2-11 summarizes the I/O characteristics of the MachXO2 PLDs.

Tables 2-11 and 2-12 show the I/O standards (together with their supply and reference voltages) supported by the MachXO2 devices. For further information on utilizing the sysIO buffer to support a variety of standards please see TN1202, [MachXO2 sysIO Usage Guide](#).

Table 2-11. I/O Support Device by Device

	MachXO2-256, MachXO2-640	MachXO2-1200	MachXO2-2000, MachXO2-4000, MachXO2-7000
Number of I/O Banks	4	4	6
Type of Input Buffers	Single-ended (all I/O banks) Differential Receivers (all I/O banks)	Single-ended (all I/O banks) Differential Receivers (all I/O banks) Differential input termination (bottom side)	Single-ended (all I/O banks) Differential Receivers (all I/O banks) Differential input termination (bottom side)
Types of Output Buffers	Single-ended buffers with complementary outputs (all I/O banks)	Single-ended buffers with complementary outputs (all I/O banks) Differential buffers with true LVDS outputs (50% on top side)	Single-ended buffers with complementary outputs (all I/O banks) Differential buffers with true LVDS outputs (50% on top side)

	MachXO2-256, MachXO2-640	MachXO2-1200	MachXO2-2000, MachXO2-4000, MachXO2-7000
Number of I/O Banks	4	4	6
Differential Output Emulation Capability	All I/O banks	All I/O banks	All I/O banks
PCI Clamp Support	No	Clamp on bottom side only	Clamp on bottom side only

Table 2-12. Supported Input Standards

Input Standard	VCCIO (Typ.)				
	3.3V	2.5V	1.8V	1.5	1.2V
Single-Ended Interfaces					
LVTTTL	✓	✓ ²	✓ ²	✓ ²	
LVC MOS33	✓	✓ ²	✓ ²	✓ ²	
LVC MOS25	✓ ²	✓	✓ ²	✓ ²	
LVC MOS18	✓ ²	✓ ²	✓	✓ ²	
LVC MOS15	✓ ²	✓ ²	✓ ²	✓	✓ ²
LVC MOS12	✓ ²	✓ ²	✓ ²	✓ ²	✓
PCI ¹	✓				
SSTL18 (Class I, Class II)			✓		
SSTL25 (Class I, Class II)		✓			
HSTL18 (Class I, Class II)			✓		
Differential Interfaces					
LVDS	✓	✓			
BLVDS, MVDS, LVPECL, RSDS	✓	✓	✓	✓	

1. Bottom banks of MachXO2-1200 and higher density devices only.

2. Reduced functionality. Refer to TN1202, [MachXO2 sysIO Usage Guide](#) for more detail.

Table 2-13. Supported Output Standards

Output Standard	V _{CCIO} (Typ.)
Single-Ended Interfaces	
LVTTTL	3.3
LVC MOS33	3.3
LVC MOS25	2.5
LVC MOS18	1.8
LVC MOS15	1.5
LVC MOS12	1.2
LVC MOS33, Open Drain	—
LVC MOS25, Open Drain	—
LVC MOS18, Open Drain	—
LVC MOS15, Open Drain	—
LVC MOS12, Open Drain	—
PCI33	3.3
SSTL25 (Class I)	2.5
SSTL18 (Class I)	1.8
HSTL18(Class I)	1.8
Differential Interfaces	
LVDS ^{1,2}	2.5
BLVDS, MLVDS, RSDS ²	2.5
LVPECL ²	3.3

1. MachXO2-1200 and larger devices have dedicated LVDS buffers.

2. These interfaces can be emulated with external resistors in all devices.

sysIO Buffer Banks

The numbers of banks vary between the devices of this family. Six banks surround the three larger devices, the MachXO2-2000, MachXO2-4000 and MachXO2-7000 (one bank on the top, right and bottom side and three banks on the left side). The MachXO2-256, MachXO2-640 and MachXO2-1200 have four banks (one bank per side). Figures 2-18 and 2-19 show the sysIO banks and their associated supplies for all devices.

Figure 2-18. MachXO2-2000, MachXO2-4000 and MachXO2-7000 Banks





Figure 2-19. MachXO2-256, MachXO2-640 and MachXO2-1200 Banks



Hot Socketing

The MachXO2 devices have been carefully designed to ensure predictable behavior during power-up and power-down. Leakage into I/O pins is controlled to within specified limits. This allows for easy integration with the rest of the system. These capabilities make the MachXO2 ideal for many multiple power supply and hot-swap applications.

On-chip Oscillator

Every MachXO2 device has an internal CMOS oscillator. The oscillator output can be routed as a clock to the clock tree or as a reference clock to the sysCLOCK PLL using general routing resources. The oscillator frequency can be divided by internal logic. There is a dedicated programming bit and a user input to enable/disable the oscillator. The oscillator frequency ranges from 2.08 MHz to 133 MHz. The software default value of the Master Clock (MCLK) is nominally 2.08 MHz. When a different MCLK is selected during the design process, the following sequence takes place:

1. Device powers up with a nominal MCLK frequency of 2.08 MHz.
2. During configuration, users select a different master clock frequency.
3. The MCLK frequency changes to the selected frequency once the clock configuration bits are received.
4. If the user does not select a master clock frequency, then the configuration bitstream defaults to the MCLK frequency of 2.08 MHz.

Table 2-14 lists all the available MCLK frequencies.


Table 2-14. Available MCLK Frequencies

MCLK (MHz, Nominal)	MCLK (MHz, Nominal)	MCLK (MHz, Nominal)
2.08 (default)	9.17	33.25
2.46	10.23	38
3.17	13.3	44.33
4.29	14.78	53.2
5.54	20.46	66.5
7	26.6	88.67
8.31	29.56	133

Embedded Hardened IP Functions and User Flash Memory

All MachXO2 devices provide embedded hardened functions such as SPI, I²C and Timer/Counter. MachXO2-640 and higher density devices also provide User Flash Memory (UFM). These embedded blocks interface through the WISHBONE interface with routing as shown in Figure 2-20.

Figure 2-20. Embedded Function Block Interface



Hardened I²C IP Core

Every MachXO2 device contains two I²C IP cores. These are the primary and secondary I²C IP cores. Either of the two cores can be configured either as an I²C master or as an I²C slave. The only difference between the two IP cores is that the primary core has pre-assigned I/O pins whereas users can assign I/O pins for the secondary core.

When the IP core is configured as a master it will be able to control other devices on the I²C bus through the interface. When the core is configured as the slave, the device will be able to provide I/O expansion to an I²C Master. The I²C cores support the following functionality:

- Configurable Master/Slave mode
- 7-bit and 10-bit addressing
- Multi-master arbitration support
- Clock stretching
- Up to 400KHz data transfer speed
- General call support
- Interface to custom logic through 8-bit WISHBONE interface

Figure 2-21. I²C Core Block Diagram




Table 2-15 describes the signals interfacing with the I²C cores.

Table 2-15. I²C Core Signal Description

Signal Name	I/O	Description
SCLI	I	I ² C clock line input, can be used for both Slave mode and Master mode
SCLO	O	I ² C clock line output, can only be used for Master mode
SCLOEN	O	I ² C clock line output enable, active low. Can only be used for Master mode
SDAI	I	I ² C data line input, for both slave and master modes
SDAO	O	I ² C data line output, for both slave and master modes
SDAOEN	O	I ² C data line output enable, active low. For both slave and master modes
IRQO	O	Interrupt signal for processor. The signal will be sent to the host through SCL.

Hardened SPI IP Core

Every MachXO2 device has a hard SPI IP core that can be configured as a SPI master or slave. When the IP core is configured as a master it will be able to control other SPI enabled chips connected to the SPI bus. When the core is configured as the slave, the device will be able to interface to an external SPI master. The SPI IP core on MachXO2 devices supports the following functions:

- Configurable Master and Slave modes
- Dull-Duplex data transfer
- Mode fault error flag with CPU interrupt capability
- Double-buffered data register
- Serial clock with programmable polarity and phase
- LSB First or MSB First Data Transfer
- Interface to custom logic through 8-bit WISHBONE interface

Figure 2-22. SPI Core Block Diagram




Table 2-16 describes the signals interfacing with the I²C cores.

Table 2-16. SPI Core Signal Description

Signal Name	I/O	M/S	Description
SPI_CSN[0]	O	M	SPI master chip-select output
SPI_CSN[1..7]	O	M	Additional SPI chip-select outputs (total up to eight slaves)
SPI_SCSN	I	S	SPI slave chip-select input
SPI_IRQ	O	M/S	Interrupt request
SPI_CLK	I/O	M/S	SPI clock. Output in master mode. Input in slave mode.
SPI_MISO	I/O	M/S	SPI data. Input in master mode. Output in slave mode.
SPI_MOSI	I/O	M/S	SPI data. Output in master mode. Input in slave mode.

Hardened Timer/Counter

MachXO2 devices provide a hard Timer/Counter IP core. This Timer/Counter is a general purpose, bi-directional, 16-bit timer/counter module with independent output compare units and PWM support. The Timer/Counter supports the following functions:

- Supports following modes of operation:
 - Watchdog timer
 - Clear timer on compare match
 - Fast PWM
 - Phase and Frequency Correct PWM
- Programmable clock input source
- Programmable input clock prescaler
- One static interrupt output to routing
- One wake-up interrupt to on-chip standby mode controller.
- Three independent interrupt sources: overflow, output compare match, and input capture

- Auto reload
- Time-stamping support on the input capture unit
- Waveform generation on the output
- Glitch-free PWM waveform generation with variable PWM period
- Internal WISHBONE bus access to the control and status registers
- Stand-alone mode with preloaded control registers and direct reset input

Figure 2-23. Timer/Counter Block Diagram




Table 2-17. Timer/Counter Signal Description

Port	I/O	Description
TCCLKI	I	Timer/Counter input clock signal
TCRSTN	I	Register TC_RSTN_ENA is preloaded by configuration to always keep this pin enabled
TCIC	I	Input capture trigger event, applicable for non-pwm modes with WISHBONE interface. If enabled, a rising edge of this signal will be detected and synchronized to capture TC_CNT value into TC_ICR for time-stamping.
TCINT	O	Without WISHBONE – Can be used as overflow flag With WISHBONE – Controlled by three IRQ registers
TCOC	O	Timer Counter output signal

For more details on these embedded functions, please refer to TN1203, [Implementing High-Speed Interfaces with MachXO2 Devices](#).

User Flash Memory (UFM)

MachXO2-640 and higher density devices provide a User Flash Memory block, which can be used for a variety of applications including storing a portion of the configuration image, initializing EBRs, to store PROM data or, as a general purpose user Flash memory. The UFM block connects to the device core through the embedded function block WISHBONE interface. Users can also access the UFM block through the JTAG, I²C and SPI interfaces of the device. The UFM block offers the following features:

- Non-volatile storage up to 256Kbits
- 100K write cycles
- Byte addressable for read access. Write access is performed in 128-byte pages.
- Program, erase, and busy signals
- Auto-increment addressing
- WISHBONE interface

For more information on the UFM, please refer to TN1205, [Using User Flash Memory and Hardened Control Functions in MachXO2 Devices](#).

Standby Mode and Power Saving Options

MachXO2 devices are available in three options for maximum flexibility: ZE, HC and HE devices. The ZE devices have ultra low static and dynamic power consumption. These devices use a 1.2V core voltage that further reduces power consumption. The HC and HE devices are designed to provide high performance. The HC devices have a built-in voltage regulator to allow for 2.5V V_{CC} and 3.3V V_{CC} while the HE devices operate at 1.2V V_{CC} .

MachXO2 devices have been designed with features that allow users to meet the static and dynamic power requirements of their applications by controlling various device subsystems such as the bandgap, power-on-reset circuitry, I/O bank controllers, power guard, on-chip oscillator, PLLs, etc. In order to maximize power savings MachXO2 devices support an ultra low power Stand-by mode. While most of these features are available in all three device types, these features are mainly intended for use with MachXO2 ZE devices to manage power consumption.

In the stand-by mode the MachXO2 devices are powered on and configured. Internal logic, I/Os and memories are switched on and remain operational, as the user logic waits for an external input. The device enters this mode when the standby input of the standby controller is toggled or when an appropriate I²C or JTAG instruction is issued by an external master. Various subsystems in the device such as the band gap, power-on-reset circuitry etc can be configured such that they are automatically turned “off” or go into a low power consumption state to save power when the device enters this state.

Table 2-18. MachXO2 Power Saving Features Description

Device Subsystem	Feature Description
Bandgap	The bandgap can be turned off in standby mode. When the Bandgap is turned off analog circuitry such as the POR, PLLs, on-chip oscillator, and, referenced and differential I/O buffers are also turned off. Bandgap can only be turned off for 1.2V devices.
Power-On-Reset (POR)	The POR can be turned off in standby mode. This monitors V _{CC} levels. In the event of unsafe V _{CC} drops, this circuit reconfigures the device. When the POR circuitry is turned off limited power detector circuitry is still active. This option is only recommended for applications in which the power supply rails are reliable.
On-Chip Oscillator	The on-chip oscillator has two power saving features. It may be switched off if it is not needed in your design. It can also be turned off in Standby mode.
PLL	Similar to the on-chip oscillator the PLL also has two power saving features. It can be statically switched off if it is not needed in a design. It can also be turned off in Standby mode. The PLL will wait until all output clocks from the PLL are driven low before powering off.
I/O Bank Controller	Referenced and differential I/O buffers (used to implement standards such as HSTL, SSTL and LVDS) consume more than ratioed single-ended I/Os such as LVCMOS and LVTTTL. The I/O bank controller allows the user to turn these I/Os off dynamically on a per bank selection.
Dynamic Clock Enable for Primary Clock Nets	Each primary clock net can be dynamically disabled to save power.
Power Guard	Power Guard is a feature implemented in input buffers. This feature allows users to switch off the input buffer when it is not needed. This feature can be used in both clock and data paths. Its biggest impact is that in the standby mode it can be used to switch off clock inputs that are distributed using general routing resources.

For more details on the standby mode refer to TN1198, [Power Estimation and Management for MachXO2 Devices](#).

Power On Reset

MachXO2 devices have power-on reset circuitry to monitor V_{CCINT} and V_{CCIO} voltage levels during power-up and operation. At power-up, the POR circuitry monitors V_{CCINT} and V_{CCIO} (for the main configuration I/O bank 0) volt-

age levels and triggers download from the on-chip configuration Flash memory after reaching the V_{PORUP} level specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. For devices without voltage regulators (ZE and HE devices), V_{CCINT} is the same as the V_{CC} supply voltage. For devices with voltage regulators (HC devices), V_{CCINT} is regulated from the V_{CC} supply voltage. From this voltage reference, the time taken for configuration and entry into user mode is specified as Flash Download Time ($t_{RE-FRESH}$) in the DC and Switching Characteristics section of this data sheet. Before and during configuration, the I/Os are held in tri-state. I/Os are released to user functionality once the device has finished configuration. Note that for HC devices, a separate POR circuit monitors external V_{CC} voltage in addition to the POR circuit that monitors the internal post-regulated power supply voltage level.

Once the device enters into user mode the POR circuitry can optionally continue to monitor V_{CCINT} levels. If V_{CCINT} drops below $V_{PORDNBG}$ level (with the bandgap circuitry switched on) or below $V_{PORDNSRAM}$ level (with the bandgap circuitry switched off to conserve power) device functionality cannot be guaranteed. In such a situation the POR issues a reset and begins monitoring the V_{CCINT} and V_{CCIO} voltage levels. $V_{PORDNBG}$ and $V_{PORDNSRAM}$ are both specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet.

Note that once a ZE or HE device enters user mode, users can switch off the bandgap to conserve power. When the bandgap circuitry is switched off, the POR circuitry also shuts down. The device is designed such that a minimal, low power POR circuit is still operational (this corresponds to the $V_{PORDNSRAM}$ reset point described in the paragraph above). However this circuit is not as accurate as the one that operates when the bandgap is switched on. The low power POR circuit emulates an SRAM cell and is biased to trip before the vast majority of SRAM cells flip. If users are concerned about the V_{CC} supply dropping below V_{CC} (min) they should not shut down the bandgap circuit.

Configuration and Testing

This section describes the configuration and testing features of the MachXO2 family.

IEEE 1149.1-Compliant Boundary Scan Testability

All MachXO2 devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port shares its power supply with V_{CCIO} Bank 0 and can operate with LVCMOS3.3, 2.5, 1.8, 1.5, and 1.2 standards.

For more details on boundary scan test, please see information regarding additional technical documentation at the end of this data sheet.

Device Configuration

All MachXO2 devices contain two ports that can be used for device configuration. The Test Access Port (TAP), which supports bit-wide configuration and the sysCONFIG port which supports serial, dual-bit, quad-bit or byte-wide configuration. The TAP supports both the IEEE Standard 1149.1 Boundary Scan specification and the IEEE Standard 1532 In-System Configuration specification. There are various ways to configure a MachXO2 device:

1. Internal Flash Download
2. JTAG
3. Standard Serial Peripheral Interface (SPI and SPI_m modes) – interface to boot PROM memory
4. System microprocessor to drive a serial slave SPI port (SSPI mode)
5. Standard I²C Interface to system microprocessor or to boot PROM memory
6. Slave Serial Configuration (Serial Configuration Mode)

Upon power-up, the configuration SRAM is ready to be configured using the selected sysCONFIG port. Once a configuration port is selected, it will remain active throughout that configuration cycle. The IEEE 1149.1 port can be activated any time after power-up by sending the appropriate command through the TAP port. Optionally the device can run a CRC check upon entering the user mode. This will ensure that the device was configured correctly.

The sysCONFIG port has 10 dual-function pins which can be used as general purpose I/Os if they are required for configuration. See TN1204, [MachXO2 Programming and Configuration Usage Guide](#) for more information about using the dual-use pins as general purpose I/Os.

Lattice design software uses proprietary compression technology to compress bit-streams for use in MachXO2 devices. Use of this technology allows Lattice to provide a lower cost solution. In the unlikely event that this technology is unable to compress bitstreams to fit into the amount of on-chip Flash memory there are a variety of techniques that can be utilized to allow the bitstream to fit in the on-chip flash memory. For more details, refer to TN1204, [MachXO2 Programming and Configuration Usage Guide](#).

The Test Access Port (TAP) has five dual purpose pins (TDI, TDO, TMS, TCK and JTAGENB). These pins are dual function pins - TDI, TDO, TMS and TCK can be used as general purpose I/O if desired. For more details, refer to TN1204, [MachXO2 Programming and Configuration Usage Guide](#).

TransFR (Transparent Field Reconfiguration)

TransFR is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a single command. For more details refer to TN1087, [Minimizing System Interruption During Configuration Using TransFR Technology](#) for details.

Security and One-Time Programmable Mode (OTP)

For applications where security is important, the lack of an external bitstream provides a solution that is inherently more secure than SRAM-based FPGAs. This is further enhanced by device locking. MachXO2 devices contain security bits that, when set, prevent the readback of the SRAM configuration and non-volatile Flash memory spaces. The device can be in one of two modes:

1. Unlocked – Readback of the SRAM configuration and non-volatile Flash memory spaces is allowed.
2. Permanently Locked – The device is permanently locked.

Once set, the only way to clear the security bits is to erase the device. To further complement the security of the device, a One Time Programmable (OTP) mode is available. Once the device is set in this mode it is not possible to erase or re-program the Flash portion of the device. For more details, refer to TN1204, [MachXO2 Programming and Configuration Usage Guide](#).

Dual Boot

MachXO2 devices can optionally boot from two patterns, a primary bitstream and a golden bitstream. If the primary bitstream is found to be corrupt while being downloaded into the SRAM (the DONE pin stays low), the device shall then automatically re-boot from the golden bitstream. Note that either the primary bitstream or golden bitstream can reside in the on-chip Flash. The other image has to reside in an external SPI Flash. If no golden bitstream is included, MachXO2 devices will attempt to read the primary bitstream twice before flagging an error. For more details, refer to TN1204, [MachXO2 Programming and Configuration Usage Guide](#).

Soft Error Detect (SED)

The SED is a CRC check of the SRAM cells after the device is configured. This check ensures that the SRAM cells were configured successfully. This feature is enabled by a configuration bit option. The SED can also be initiated in user mode via an input to the fabric. The clock for the SED circuit is generated using a dedicated divider. The undivided clock from the on-chip oscillator is input to this divider. For low power applications users can switch off the SED circuit. For more details, refer to TN1204, [MachXO2 Programming and Configuration Usage Guide](#).

TraceID

Each MachXO2 device contains a unique (per device), TraceID that can be used for tracking purposes or for IP security applications. The TraceID is 64 bits long. 8 out of 64 bits are user-programmable, the remaining 56 bits are factory-programmed. The TraceID is accessible through the EFB WISHBONE interface and can also be accessed through the SPI, I²C, or, JTAG interfaces.

Density Shifting

The MachXO2 family has been designed to enable density migration within the same package. Furthermore, the architecture ensures a high success rate when performing design migration from lower density devices to higher density devices. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case. For more details refer to TN1200, [MachXO2 Density Migration](#).

Absolute Maximum Ratings^{1, 2, 3}

	LCMXO2 ZE/HE (1.2V)	LCMXO2 HC (2.5V/3.3V)
Supply Voltage V_{CC}	-0.5 to 1.32V	-0.5 to 3.75V
Supply Voltage V_{CCP}	-0.5 to 3.75V	-0.5 to 3.75V
Output Supply Voltage V_{CCIO}	-0.5 to 3.75V	-0.5 to 3.75V
I/O Tri-state Voltage Applied	-0.5 to 3.75V	-0.5 to 3.75V
Dedicated Input Voltage Applied	-0.5 to 3.75V	-0.5 to 4.25V
Storage Temperature (Ambient)	-40°C to 125°C	-40°C to 125°C
Junction Temperature (T_J)	-40°C to 125°C	-40°C to 125°C

1. Stress above those listed under the “Absolute Maximum Ratings” may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
2. Compliance with the Lattice [Thermal Management](#) document is required.
3. All voltages referenced to GND.

Recommended Operating Conditions¹

Symbol	Parameter	Min.	Max.	Units
V_{CC}^1	Core Supply Voltage for 1.2V Devices	1.14	1.26	V
	Core Supply Voltage for 2.5V/3.3V Devices	2.375	3.465	V
V_{CCP}^1	Flash Programming Supply Voltage	3.135	3.465	V
$V_{CCIO}^{1,2}$	I/O Driver Supply Voltage	1.14	3.465	V
t_{JCOM}	Junction Temperature Commercial Operation	0	85	°C
t_{JIND}	Junction Temperature Industrial Operation	-40	100	°C

1. Like power supplies must be tied together. For example, if V_{CCIO} and V_{CC} are both 2.5V, they must also be the same supply. 3.3V V_{CCIO} should be tied to V_{CCP} and 1.2V V_{CCIO} should be tied to 1.2V V_{CC} respectively.
2. See recommended voltages by I/O standard in subsequent table.

Power-On-Reset Voltage Levels^{1, 2, 3, 4}

Symbol	Parameter	Min.	Typ.	Max.	Units
V_{PORUP}	Power-On-Reset ramp up trip point (band gap based circuit monitoring V_{CCINT} and V_{CCIO})	0.9		1.02	V
$V_{PORUPEXT}$	Power-On-Reset ramp up trip point (band gap based circuit monitoring external V_{CC} power supply)	1.5		2.1	V
$V_{PORDNBG}$	Power-On-Reset ramp down trip point (band gap based circuit monitoring V_{CCINT})			0.9	V
$V_{PORDNSRAM}$	Power-On-Reset ramp down trip point (SRAM based circuit monitoring V_{CCINT})		0.6		V

1. These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions.
2. For devices without voltage regulators V_{CCINT} is the same as the V_{CC} supply voltage. For devices with voltage regulators, V_{CCINT} is regulated from the V_{CC} supply voltage.
3. Note that V_{PORUP} (min.) and $V_{PORDNBG}$ (max.) are in different process corners. For any given process corner $V_{PORDNBG}$ (max.) is always 120mV below V_{PORUP} (min.).
4. $V_{PORUPEXT}$ is for HC devices only. In these devices a separate POR circuit monitors the external V_{CC} power supply.

Programming/Erase Specifications

Parameter	Value	Units
UFM maximum erase and reprogram cycles	100,000	Cycles
Configuration Flash memory maximum erase and reprogram cycles	10,000	Cycles
Feature row maximum erase and reprogram cycles	1,000	Cycles

Hot Socketing Specifications^{1, 2, 3}

Symbol	Parameter	Condition	Max	Units
I_{DK}	Input or I/O leakage Current	$0 < V_{IN} < V_{IH} (MAX)$	+1000	μA

1. Insensitive to sequence of V_{CC} , V_{CCP} and V_{CCIO} . However, assumes monotonic rise/fall rates for V_{CC} , V_{CCP} and V_{CCIO} .
2. $0 < V_{CC} < V_{CC} (MAX)$, $0 < V_{CCIO} < V_{CCIO} (MAX)$ and $0 < V_{CCP} < V_{CCP} (MAX)$.
3. I_{DK} is additive to I_{PU} , I_{PD} or I_{BH} .

ESD Performance

Pin Group	ESD Stress	Min.	Units
All Pins	HBM	2000	V
All Pins	CDM	500	V

Lattice qualifies devices per the Human Body Model (HBM) and Charged Device Model (CDM). JEDEC specifications are followed for product qualifications. For more details please refer to the device qualification report.

DC Electrical Characteristics

Over Recommended Operating Conditions

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$I_{IL}, I_{IH}^{1,4}$	Input or I/O Leakage	$0 < V_{IN} < V_{CCIO}$			10	μA
		$V_{CCIO} < V_{IN} < V_{IH} (MAX)$			175	μA
I_{PU}	I/O Active Pull-up Current	$0 < V_{IN} < 0.7 V_{CCIO}$ $V_{CCIO} = 1.2V$	-30		-230	μA
		$0 < V_{IN} < 0.7 V_{CCIO}$ $V_{CCIO} = 1.5V$	-30		-207	μA
		$0 < V_{IN} < 0.7 V_{CCIO}$ $V_{CCIO} = 1.8V$	-30		-309	μA
		$0 < V_{IN} < 0.7 V_{CCIO}$ $V_{CCIO} = 2.5V$	-30		-156	μA
		$0 < V_{IN} < 0.7 V_{CCIO}$ $V_{CCIO} = 3.3V$	-30		-246	μA
I_{PD}	I/O Active Pull-down Current	$V_{IL} (MAX) < V_{IN} < V_{CCIO}$ $V_{CCIO} = 1.2V$	30		305	μA
		$V_{IL} (MAX) < V_{IN} < V_{CCIO}$ $V_{CCIO} = 1.5V$	30		285	μA
		$V_{IL} (MAX) < V_{IN} < V_{CCIO}$ $V_{CCIO} = 1.8V$	30		242	μA
		$V_{IL} (MAX) < V_{IN} < V_{CCIO}$ $V_{CCIO} = 2.5V$	30		248	μA
		$V_{IL} (MAX) < V_{IN} < V_{CCIO}$ $V_{CCIO} = 3.3V$	30		254	μA
I_{BHLS}	Bus Hold Low sustaining current	$V_{IN} = V_{IL} (MAX)$	30			μA

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
I_{BHHS}	Bus Hold High sustaining current	$V_{IN} = 0.7V_{CCIO}$	-30			μA
I_{BHLO}	Bus Hold Low Overdrive current	$0 \leq V_{IN} \leq V_{CCIO}$ $V_{CCIO} = 1.2V$			305	μA
		$0 \leq V_{IN} \leq V_{CCIO}$ $V_{CCIO} = 1.5V$			285	μA
		$0 \leq V_{IN} \leq V_{CCIO}$ $V_{CCIO} = 1.8V$			242	μA
		$0 \leq V_{IN} \leq V_{CCIO}$ $V_{CCIO} = 2.5V$			248	μA
		$0 \leq V_{IN} \leq V_{CCIO}$ $V_{CCIO} = 3.3V$			254	μA
I_{BHHO}	Bus Hold High Overdrive current	$0 \leq V_{IN} \leq V_{CCIO}$ $V_{CCIO} = 1.2V$			-230	μA
		$0 \leq V_{IN} \leq V_{CCIO}$ $V_{CCIO} = 1.5V$			-207	μA
		$0 \leq V_{IN} \leq V_{CCIO}$ $V_{CCIO} = 1.8V$			-309	μA
		$0 \leq V_{IN} \leq V_{CCIO}$ $V_{CCIO} = 2.5V$			-156	μA
		$0 \leq V_{IN} \leq V_{CCIO}$ $V_{CCIO} = 3.3V$			-246	μA
V_{BHT}^3	Bus Hold Trip Points		$V_{IL} (MAX)$		$V_{IH} (MIN)$	V
C1	I/O Capacitance ²	$V_{CCIO} = 3.3V, 2.5V, 1.8V, 1.5V, 1.2V,$ $V_{CC} = Typ., V_{IO} = 0 \text{ to } V_{IH}$ (MAX)		8		pf
C2	Dedicated Input Capacitance ²	$V_{CCIO} = 3.3V, 2.5V, 1.8V, 1.5V, 1.2V,$ $V_{CC} = Typ., V_{IO} = 0 \text{ to } V_{IH}$ (MAX)		8		pf
V_{T+}	Upper Voltage Threshold ⁵	$V_{CCIO} = 3.3V$				V
		$V_{CCIO} = 2.5V$				V
V_{T-}	Lower Voltage Threshold ⁶	$V_{CCIO} = 3.3V$				V
		$V_{CCIO} = 2.5V$				V
V_{HYST}	Hysteresis for Schmitt Trigger Inputs ⁵	$V_{CCIO} = 3.3V$		500		mV
		$V_{CCIO} = 2.5V$		250		mV

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Bus maintenance circuits are disabled.
2. T_A 25°C, $f = 1.0MHz$.
3. Please refer to V_{IL} and V_{IH} in the sysIO Single-Ended DC Electrical Characteristics table of this document.
4. When V_{IH} is higher than V_{CCIO} , a transient current typically of 30ns in duration or less with a peak current of 6mA can occur on the high-to-low transition. For true LVDS output pins in MachXO2-1200 and larger devices, V_{IH} must be less than or equal to V_{CCIO} .
5. Input buffers will not trip high until this threshold is crossed. Applicable only for LVCMOS33 and LVCMOS25 inputs. For more details, refer to TN1202, [MachXO2 sysIO Usage Guide](#).
6. Input buffers will not trip low until this threshold is crossed. Applicable only for LVCMOS33 and LVCMOS25 inputs. For more details, refer to TN1202, [MachXO2 sysIO Usage Guide](#).

Static Supply Current – ZE Devices^{1, 2, 3, 6}

Symbol	Parameter	Device	Typ. ⁴	Units
I _{CC}	Core Power Supply	LCMXO2-256ZE	13	μA
		LCMXO2-640ZE	23	μA
		LCMXO2-1200ZE	44	μA
		LCMXO2-2000ZE	61	μA
		LCMXO2-4000ZE	97	μA
		LCMXO2-7000ZE	148	μA
I _{CCP}	Programming Power Supply V _{CCP} = 3.3V	LCMXO2-256ZE	0	μA
		LCMXO2-640ZE	0	μA
		LCMXO2-1200ZE	0	μA
		LCMXO2-2000ZE	0	μA
		LCMXO2-4000ZE	0	μA
		LCMXO2-7000ZE	0	μA
I _{CCIO}	Bank Power Supply ⁵ V _{CCIO} = 2.5V	All devices		mA

- For further information on supply current, please refer to TN1198, [Power Estimation and Management for MachXO2 Devices](#).
- Assumes user pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at V_{CCIO} or GND, on-chip oscillator is off, on-chip PLL is off. For the impact of turning each of these items on please refer to the following table.
- Frequency = 0 MHz.
- T_J = 25°C, power supplies at nominal voltage.
- Does not include pull-up/pull-down.
- To determine the MachXO2 peak start-up current data, use the Power Calculator tool.

Static Power Consumption Contribution of Different Components – ZE Devices

The table below can be used for approximating static power consumption. For a more accurate power analysis for your design please use the Power Calculator tool.

Symbol	Parameter	Typ.	Units
I _{DCBG}	Bandgap DC power contribution	75	μA
I _{DCPOR}	POR DC power contribution	37	μA
I _{DCOSC}	Oscillator DC power contribution	20	μA
I _{DCPLL}	DC power contribution per PLL	2450	μA
I _{DCIOBANKCONTROLLER}	DC power contribution per I/O bank controller		μA
I _{DCPLC}	DC power contribution per PLC (50% usage)		μA

Static Supply Current – HC/HE Devices^{1, 2, 3, 6}

Symbol	Parameter	Device	Typ. ⁴	Units
I _{CC}	Core Power Supply	LCMXO2-256HC	1070	μA
		LCMXO2-640HC	1470	μA
		LCMXO2-1200HC	2670	μA
		LCMXO2-2000HC	3700	μA
		LCMXO2-4000HC	6300	μA
		LCMXO2-7000HC	9700	μA
		LCMXO2-256HE	192	μA
		LCMXO2-640HE	385	μA
		LCMXO2-1200HE	694	μA
		LCMXO2-2000HE	1024	μA
		LCMXO2-4000HE	1825	μA
		LCMXO2-7000HE	2890	μA
I _{CCP}	Programming Power Supply V _{CCP} = 3.3V	LCMXO2-256HE/HC	0	μA
		LCMXO2-640HE/HC	0	μA
		LCMXO2-1200HE/HC	0	μA
		LCMXO2-2000HE/HC	0	μA
		LCMXO2-4000HE/HC	0	μA
		LCMXO2-7000HE/HC	0	μA
I _{CCIO}	Bank Power Supply ⁵ V _{CCIO} = 2.5V	All devices		mA

- For further information on supply current, please refer to TN1198, [Power Estimation and Management for MachXO2 Devices](#).
- Assumes user pattern = blank with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at V_{CCIO} or GND, on-chip oscillator is off, on-chip PLL is off.
- Frequency = 0 MHz.
- T_J = 25°C, power supplies at nominal voltage.
- Does not include pull-up/pull-down.
- To determine the MachXO2 peak start-up current data, use the Power Calculator tool.

Programming and Erase Flash Supply Current – ZE Devices^{1, 2, 3, 4}

Symbol	Parameter	Device	Typ. ⁵	Units
I _{CC}	Core Power Supply	LCMXO2-256ZE		mA
		LCMXO2-640ZE		mA
		LCMXO2-1200ZE		mA
		LCMXO2-2000ZE		mA
		LCMXO2-4000ZE		mA
		LCMXO2-7000ZE		mA
I _{CCP}	Programming Power Supply	LCMXO2-256ZE		mA
		LCMXO2-640ZE		mA
		LCMXO2-1200ZE		mA
		LCMXO2-2000ZE		mA
		LCMXO2-4000ZE		mA
		LCMXO2-7000ZE		mA
I _{CCIO}	Bank Power Supply ⁶	All devices		mA

1. For further information on supply current, please refer to TN1198, [Power Estimation and Management for MachXO2 Devices](#).
2. Assumes all inputs are held at V_{CCIO} or GND and all outputs are tri-stated.
3. Typical user pattern.
4. JTAG programming is at 25 MHz.
5. T_J = 25°C, power supplies at nominal voltage.
6. Per bank. V_{CCIO} = 2.5V. Does not include pull-up/pull-down.

Programming and Erase Flash Supply Current – HC/HE Devices^{1, 2, 3, 4}

Symbol	Parameter	Device	Typ. ⁵	Units
I _{CC}	Core Power Supply	LCMXO2-256HC		mA
		LCMXO2-640HC		mA
		LCMXO2-1200HC		mA
		LCMXO2-2000HC		mA
		LCMXO2-4000HC		mA
		LCMXO2-7000HC		mA
		LCMXO2-256HE		mA
		LCMXO2-640HE		mA
		LCMXO2-1200HE		mA
		LCMXO2-2000HE		mA
		LCMXO2-4000HE		mA
		LCMXO2-7000HE		mA
I _{CCP}	Programming Power Supply	LCMXO2-256HE/HC		mA
		LCMXO2-640HE/HC		mA
		LCMXO2-1200HE/HC		mA
		LCMXO2-2000HE/HC		mA
		LCMXO2-4000HE/HC		mA
		LCMXO2-7000HE/HC		mA
I _{CCIO}	Bank Power Supply ⁶	All devices		mA

1. For further information on supply current, please refer to TN1198, [Power Estimation and Management for MachXO2 Devices](#).
2. Assumes all inputs are held at V_{CCIO} or GND and all outputs are tri-stated.
3. Typical user pattern.
4. JTAG programming is at 25 MHz.
5. T_J = 25°C, power supplies at nominal voltage.
6. Per bank. V_{CCIO} = 2.5V. Does not include pull-up/pull-down.

sysIO Recommended Operating Conditions

Standard	V _{CCIO} (V)		
	Min.	Typ.	Max.
LVC MOS 3.3	3.135	3.3	3.465
LVC MOS 2.5	2.375	2.5	2.625
LVC MOS 1.8	1.71	1.8	1.89
LVC MOS 1.5	1.425	1.5	1.575
LVC MOS 1.2	1.14	1.2	1.26
LV TTL	3.135	3.3	3.465
PCI ³	3.135	3.3	3.465
SSTL25	2.375	2.5	2.625
SSTL18	1.71	1.8	1.89
HSTL18	1.71	1.8	1.89
LVDS25 ^{1,2}	2.375	2.5	2.625
LVDS33 ^{1,2}	3.135	3.3	3.465
LVPECL ¹	3.135	3.3	3.465
BLVDS ¹	2.375	2.5	2.625
RSDS ¹	2.375	2.5	2.625

1. Inputs on chip. Outputs are implemented with the addition of external resistors.
2. MachXO2-1200 and larger devices have dedicated LVDS buffers
3. Input on the bottom bank of the MachXO2-1200 and larger devices only.

sysIO Single-Ended DC Electrical Characteristics

Input/Output Standard	V _{IL}		V _{IH}		V _{OL} Max. (V)	V _{OH} Min. (V)	I _{OL} Max. ¹ (mA)	I _{OH} Max. ¹ (mA)
	Min. (V)	Max. (V)	Min. (V)	Max. (V)				
LVCMOS 3.3 LVTTL	-0.3	0.8	2.0	3.6	0.4	V _{CCIO} - 0.4	4	-4
							8	-8
							12	-12
							16	-16
					0.2	V _{CCIO} - 0.2	0.1	-0.1
LVCMOS 2.5	-0.3	0.7	1.7	3.6	0.4	V _{CCIO} - 0.4	4	-4
							8	-8
							12	-12
							16	-16
					0.2	V _{CCIO} - 0.2	0.1	-0.1
LVCMOS 1.8	-0.3	0.35V _{CCIO}	0.65V _{CCIO}	3.6	0.4	V _{CCIO} - 0.4	4	-4
							8	-8
					0.2	V _{CCIO} - 0.2	12	-12
							0.1	-0.1
LVCMOS 1.5	-0.3	0.35V _{CCIO}	0.65V _{CCIO}	3.6	0.4	V _{CCIO} - 0.4	4	-4
							8	-8
					0.2	V _{CCIO} - 0.2	0.1	-0.1
LVCMOS 1.2	-0.3	0.35V _{CCIO}	0.65V _{CCIO}	3.6	0.4	V _{CCIO} - 0.4	4	-2
							8	-6
					0.2	V _{CCIO} - 0.2	0.1	-0.1
PCI	-0.3	0.3V _{CCIO}	0.5V _{CCIO}	3.6	0.1V _{CCIO}	0.9V _{CCIO}	1.5	-0.5
SSTL25 Class I	-0.3	V _{REF} - 0.18	V _{REF} + 0.18	3.6	0.54	V _{CCIO} - 0.62	8	8
SSTL25 Class II	-0.3	V _{REF} - 0.18	V _{REF} + 0.18	3.6	NA	NA	NA	NA
SSTL18 Class I	-0.3	V _{REF} - 0.125	V _{REF} + 0.125	3.6	0.40	V _{CCIO} - 0.40	8	8
SSTL18 Class II	-0.3	V _{REF} - 0.125	V _{REF} + 0.125	3.6	NA	NA	NA	NA
HSTL18 Class I	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	3.6	0.40	V _{CCIO} - 0.40	8	8
HSTL18 Class II	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	3.6	NA	NA	NA	NA

1. The average DC current drawn by I/Os between GND connections, or between the last GND in an I/O bank and the end of an I/O bank, as shown in the logic signal connections table shall not exceed n * 8mA. Where n is the number of I/Os between bank GND connections or between the last GND in a bank and the end of a bank.
2. MachXO2 devices allow LVCMOS inputs to be placed in I/O banks where V_{CCIO} is different from what is specified in the applicable JEDEC specification. In a majority of cases this operation follows or exceeds the applicable JEDEC specification. The cases where MachXO2 devices do not meet the relevant JEDEC specification are documented in the table below.

Input Standard	V _{CCIO} (V)	V _{IL} Max. (V)
LVCMOS 33	1.5	0.69
LVCMOS 25	1.5	0.69
LVCMOS 18	1.5	0.66

For more details about mixed mode operation please refer to TN1202, [MachXO2 sysIO Usage Guide](#).

sysIO Differential Electrical Characteristics

The LVDS differential output buffers are available on the top side of MachXO2-1200 and higher density devices in the MachXO2 PLD family.

LVDS**Over Recommended Operating Conditions**

Parameter Symbol	Parameter Description	Test Conditions	Min.	Typ.	Max.	Units
V_{INP} V_{INM}	Input Voltage	$V_{CCIO} = 3.3$	0		2.4	V
		$V_{CCIO} = 2.5$	0		2.05	V
V_{THD}	Differential Input Threshold		± 100			mV
V_{CM}	Input Common Mode Voltage	$V_{CCIO} = 3.3V$	0.05		2.6	V
		$V_{CCIO} = 2.5V$	0.05		2.0	V
I_{IN}	Input current	Power on			± 10	μA
V_{OH}	Output high voltage for V_{OP} or V_{OM}	$R_T = 100$ Ohm		1.375		V
V_{OL}	Output low voltage for V_{OP} or V_{OM}	$R_T = 100$ Ohm	0.90	1.025		V
V_{OD}	Output voltage differential	$(V_{OP} - V_{OM})$, $R_T = 100$ Ohm	250	350	450	mV
ΔV_{OD}	Change in V_{OD} between high and low				50	mV
V_{OS}	Output voltage offset	$(V_{OP} - V_{OM})/2$, $R_T = 100$ Ohm	1.125	1.20	1.395	V
ΔV_{OS}	Change in V_{OS} between H and L				50	mV
I_{OSD}	Output short circuit current	$V_{OD} = 0V$ driver outputs shorted			24	mA

LVDS Emulation

MachXO2 devices can support LVDS outputs via emulation (LVDS25E), in addition to the LVDS support that is available on-chip on certain devices. The output is emulated using complementary LVCMOS outputs in conjunction with resistors across the driver outputs on all devices. The scheme shown in Figure 3-1 is one possible solution for LVDS standard implementation. Resistor values in Figure 3-1 are industry standard values for 1% resistors.

Figure 3-1. LVDS Using External Resistors (LVDS25E)




Table 3-1. LVDS25E DC Conditions

Over Recommended Operating Conditions

Parameter	Description	Typ.	Units
Z _{OUT}	Output impedance	20	Ohms
R _S	Driver series resistor	158	Ohms
R _P	Driver parallel resistor	140	Ohms
R _T	Receiver termination	100	Ohms
V _{OH}	Output high voltage	1.43	V
V _{OL}	Output low voltage	1.07	V
V _{OD}	Output differential voltage	0.35	V
V _{CM}	Output common mode voltage	1.25	V
Z _{BACK}	Back impedance	100.5	Ohms
I _{DC}	DC output current	6.03	mA

BLVDS

The MachXO2 family supports the BLVDS standard through emulation. The output is emulated using complementary LVCMOS outputs in conjunction with a parallel external resistor across the driver outputs. The input standard is supported by the LVDS differential input buffer on certain devices. BLVDS is intended for use when multi-drop and bi-directional multi-point differential signaling is required. The scheme shown in Figure 3-2 is one possible solution for bi-directional multi-point differential signals.

Figure 3-2. BLVDS Multi-point Output Example




Table 3-2. BLVDS DC Conditions¹

Over Recommended Operating Conditions

Symbol	Description	Nominal		Units
		Zo = 45	Zo = 90	
Z _{OUT}	Output impedance	10	10	Ohms
R _S	Driver series resistance	90	90	Ohms
R _{TLEFT}	Left end termination	45	90	Ohms
R _{TRIGHT}	Right end termination	45	90	Ohms
V _{OH}	Output high voltage	1.376	1.480	V
V _{OL}	Output low voltage	1.124	1.020	V
V _{OD}	Output differential voltage	0.253	0.459	V
V _{CM}	Output common mode voltage	1.250	1.250	V
I _{DC}	DC output current	11.236	10.204	mA

1. For input buffer, see LVDS table.

LVPECL

The MachXO2 family supports the differential LVPECL standard through emulation. This output standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs on all the devices. The LVPECL input standard is supported by the LVDS differential input buffer on certain devices. The scheme shown in Differential LVPECL is one possible solution for point-to-point signals.

Figure 3-3. Differential LVPECL




Table 3-3. LVPECL DC Conditions¹

Over Recommended Operating Conditions

Symbol	Description	Nominal	Units
Z_{OUT}	Output impedance	10	Ohms
R_S	Driver series resistor	93	Ohms
R_P	Driver parallel resistor	196	Ohms
R_T	Receiver termination	100	Ohms
V_{OH}	Output high voltage	2.05	V
V_{OL}	Output low voltage	1.25	V
V_{OD}	Output differential voltage	0.80	V
V_{CM}	Output common mode voltage	1.65	V
Z_{BACK}	Back impedance	100.5	Ohms
I_{DC}	DC output current	12.11	mA

1. For input buffer, see LVDS table.

For further information on LVPECL, BLVDS and other differential interfaces please see details of additional technical documentation at the end of the data sheet.

RSDS

The MachXO2 family supports the differential RSDS standard. The output standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs on all the devices. The RSDS input standard is supported by the LVDS differential input buffer on certain devices. The scheme shown in Figure 3-4 is one possible solution for RSDS standard implementation. Use LVDS25E mode with suggested resistors for RSDS operation. Resistor values in Figure 3-4 are industry standard values for 1% resistors.

Figure 3-4. RSDS (Reduced Swing Differential Standard)




Table 3-4. RSDS DC Conditions

Parameter	Description	Typical	Units
Z_{OUT}	Output impedance	20	Ohms
R_S	Driver series resistor	294	Ohms
R_P	Driver parallel resistor	121	Ohms
R_T	Receiver termination	100	Ohms
V_{OH}	Output high voltage	1.35	V
V_{OL}	Output low voltage	1.15	V
V_{OD}	Output differential voltage	0.20	V
V_{CM}	Output common mode voltage	1.25	V
Z_{BACK}	Back impedance	101.5	Ohms
I_{DC}	DC output current	3.66	mA

Typical Building Block Function Performance – HC/HE Devices¹**Pin-to-Pin Performance (LVCMOS25 12mA Drive)**

Function	-6 Timing	Units
Basic Functions		
16-bit decoder	8.8	ns
4:1 MUX	7.6	ns
16:1 MUX	8.5	ns

Register-to-Register Performance

Function	-6 Timing	Units
Basic Functions		
16:1 MUX	386	MHz
16-bit adder	256	MHz
16-bit counter	294	MHz
64-bit counter	146	MHz
Embedded Memory Functions		
1024x9 True-Dual Port RAM (Write Through or Normal, EBR output registers)	183	MHz
Distributed Memory Functions		
16x4 Pseudo-Dual Port RAM (one PFU)	451	MHz

1. The above timing numbers are generated using the ispLEVER design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.

Typical Building Block Function Performance – ZE Devices¹**Pin-to-Pin Performance (LVCMOS25 12mA Drive)**

Function	-3 Timing	Units
Basic Functions		
16-bit decoder	14.8	ns
4:1 MUX	12.1	ns
16:1 MUX	13.5	ns

Register-to-Register Performance

Function	-3 Timing	Units
Basic Functions		
16:1 MUX	160	MHz
16-bit adder	121	MHz
16-bit counter	135	MHz
64-bit counter	70	MHz
Embedded Memory Functions		
1024x9 True-Dual Port RAM (Write Through or Normal, EBR output registers)	123	MHz
Distributed Memory Functions		
16x4 Pseudo-Dual Port RAM (one PFU)		MHz

1. The above timing numbers are generated using the ispLEVER design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.

Derating Logic Timing

Logic timing provided in the following sections of the data sheet and the Lattice design tools are worst case numbers in the operating range. Actual delays may be much faster. Lattice design tools can provide logic timing numbers at a particular temperature and voltage.

MachXO2 External Switching Characteristics – HC/HE Devices¹

Over Recommended Operating Conditions

Parameter	Description	Device	-6		-5		-4		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
Pin-LUT-Pin Propagation Delay									
t_{PD}	Best case propagation delay through one LUT-4	MachXO2-256	—	6.80	—	7.05	—	7.36	ns
		MachXO2-640	—	7.16	—	7.47	—	7.82	ns
		MachXO2-1200	—	7.33	—	7.66	—	8.03	ns
		MachXO2-2000	—	7.35	—	7.69	—	8.07	ns
		MachXO2-4000	—	7.33	—	7.66	—	8.05	ns
		MachXO2-7000	—	7.33	—	7.66	—	8.03	ns
General I/O Pin Parameters (using Primary Clock without PLL)¹									
t_{CO}	Clock to Output - PIO Output Register	MachXO2-256	—	7.22	—	7.51	—	7.79	ns
		MachXO2-640	—	7.26	—	7.54	—	7.83	ns
		MachXO2-1200	—	7.57	—	7.89	—	8.21	ns
		MachXO2-2000	—	7.59	—	7.90	—	8.22	ns
		MachXO2-4000	—	7.83	—	8.15	—	8.47	ns
		MachXO2-7000	—	7.73	—	8.06	—	8.38	ns
t_{SU}	Clock to Data Setup - PIO Input Register	MachXO2-256	-1.02	—	-1.15	—	-1.28	—	ns
		MachXO2-640	-1.05	—	-1.18	—	-1.32	—	ns
		MachXO2-1200	-1.35	—	-1.51	—	-1.67	—	ns
		MachXO2-2000	-1.36	—	-1.52	—	-1.68	—	ns
		MachXO2-4000	-1.24	—	-1.40	—	-1.57	—	ns
		MachXO2-7000	-1.54	—	-1.71	—	-1.89	—	ns
t_H	Clock to Data Hold - PIO Input Register	MachXO2-256	1.48	—	1.64	—	1.80	—	ns
		MachXO2-640	1.52	—	1.68	—	1.84	—	ns
		MachXO2-1200	1.83	—	2.03	—	2.22	—	ns
		MachXO2-2000	1.85	—	2.04	—	2.23	—	ns
		MachXO2-4000	1.75	—	1.95	—	2.14	—	ns
		MachXO2-7000	2.03	—	2.23	—	2.43	—	ns
t_{SU_DEL}	Clock to Data Setup - PIO Input Register with Data Input Delay	MachXO2-256	2.96	—	3.12	—	3.29	—	ns
		MachXO2-640	2.93	—	3.09	—	3.25	—	ns
		MachXO2-1200	2.63	—	2.77	—	2.90	—	ns
		MachXO2-2000	2.62	—	2.76	—	2.89	—	ns
		MachXO2-4000	2.74	—	2.87	—	3.00	—	ns
		MachXO2-7000	2.44	—	2.56	—	2.68	—	ns
t_{H_DEL}	Clock to Data Hold - PIO Input Register with Input Data Delay	MachXO2-256	-2.50	—	-2.63	—	-2.77	—	ns
		MachXO2-640	-2.46	—	-2.59	—	-2.73	—	ns
		MachXO2-1200	-2.14	—	-2.25	—	-2.35	—	ns
		MachXO2-2000	-2.13	—	-2.23	—	-2.34	—	ns
		MachXO2-4000	-2.23	—	-2.33	—	-2.43	—	ns
		MachXO2-7000	-1.95	—	-2.04	—	-2.14	—	ns
f_{MAX_IO}	Clock Frequency of I/O and PFU Register	All MachXO2 devices	—		—		—		MHz

Parameter	Description	Device	-6		-5		-4		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
General I/O Pin Parameters (using Edge Clock without PLL)¹									
t _{COE}	Clock to Output - PIO Output Register	MachXO2-1200	—	6.63	—	6.88	—	7.12	ns
		MachXO2-2000	—	7.40	—	7.73	—	8.07	ns
		MachXO2-4000	—	7.40	—	7.73	—	8.07	ns
		MachXO2-7000	—	6.63	—	6.88	—	7.12	ns
t _{SUE}	Clock to Data Setup - PIO Input Register	MachXO2-1200	-0.49	—	-0.58	—	-0.68	—	ns
		MachXO2-2000	-1.13	—	-1.28	—	-1.43	—	ns
		MachXO2-4000	-1.13	—	-1.28	—	-1.43	—	ns
		MachXO2-7000	-0.49	—	-0.58	—	-0.68	—	ns
t _{HE}	Clock to Data Hold - PIO Input Register	MachXO2-1200	0.93	—	1.05	—	1.16	—	ns
		MachXO2-2000	1.66	—	1.86	—	2.09	—	ns
		MachXO2-4000	1.66	—	1.86	—	2.09	—	ns
		MachXO2-7000	0.93	—	1.05	—	1.16	—	ns
t _{SU_DELE}	Clock to Data Setup - PIO Input Register with Data Input Delay	MachXO2-1200	-0.49	—	-0.58	—	-0.68	—	ns
		MachXO2-2000	-1.13	—	-1.28	—	-1.43	—	ns
		MachXO2-4000	-1.13	—	-1.28	—	-1.43	—	ns
		MachXO2-7000	-0.49	—	-0.58	—	-0.68	—	ns
t _{H_DELE}	Clock to Data Hold - PIO Input Register with Input Data Delay	MachXO2-1200	0.93	—	1.05	—	1.16	—	ns
		MachXO2-2000	1.66	—	1.86	—	2.09	—	ns
		MachXO2-4000	1.66	—	1.86	—	2.09	—	ns
		MachXO2-7000	0.93	—	1.05	—	1.16	—	ns
f _{MAX_IOE}	Clock Frequency of I/O and PFU Register	All MachXO2 devices	—		—		—		MHz
General I/O Pin Parameters (using Primary Clock with PLL)¹									
t _{COPLL}	Clock to Output - PIO Output Register	MachXO2-1200	—	7.00	—	7.22	—	7.45	ns
		MachXO2-2000	—	6.93	—	7.14	—	7.36	ns
		MachXO2-4000	—	7.45	—	7.74	—	8.04	ns
		MachXO2-7000	—	7.04	—	7.27	—	7.52	ns
t _{SUPLL}	Clock to Data Setup - PIO Input Register	MachXO2-1200	-0.61	—	-0.67	—	-0.72	—	ns
		MachXO2-2000	-0.54	—	-0.60	—	-0.66	—	ns
		MachXO2-4000	-0.98	—	-1.11	—	-1.23	—	ns
		MachXO2-7000	-0.64	—	-0.72	—	-0.78	—	ns
t _{HPLL}	Clock to Data Hold - PIO Input Register	MachXO2-1200	1.12	—	1.21	—	1.32	—	ns
		MachXO2-2000	1.05	—	1.13	—	1.23	—	ns
		MachXO2-4000	1.57	—	1.73	—	1.91	—	ns
		MachXO2-7000	1.16	—	1.26	—	1.39	—	ns
t _{SU_DELPLL}	Clock to Data Setup - PIO Input Register with Data Input Delay	MachXO2-1200	-0.61	—	-0.67	—	-0.72	—	ns
		MachXO2-2000	-0.54	—	-0.60	—	-0.66	—	ns
		MachXO2-4000	-0.98	—	-1.11	—	-1.23	—	ns
		MachXO2-7000	-0.64	—	-0.72	—	-0.78	—	ns
t _{H_DELPLL}	Clock to Data Hold - PIO Input Register with Input Data Delay	MachXO2-1200	1.12	—	1.21	—	1.32	—	ns
		MachXO2-2000	1.05	—	1.13	—	1.23	—	ns
		MachXO2-4000	1.57	—	1.73	—	1.91	—	ns
		MachXO2-7000	1.16	—	1.26	—	1.39	—	ns

**Generic DDRX1 Inputs with Clock and Data Aligned at Pin
(GDDR1_RX.SCLK.Aligned) Using PCLK Pin for Clock Input**

Parameter	Description	Device		HC/HE Devices			Units
				-6	-5	-4	
t _{DVA}	Input Data Valid After CLK	All MachXO2 devices, all sides	Max.	0.188	0.204	0.22	UI
t _{DVE}	Input Data Hold After CLK		Min.	0.25	0.25	0.25	UI
f _{DATA}	DDR1 Input Data Speed		Max.	568.18	491.4	432.9	Mbps
f _{DDR1}	DDR1 SCLK Frequency		Max.	284.09	245.7	216.45	MHz

**Generic DDRX1 Inputs with Clock and Data Centered at Pin
(GDDR1_RX.SCLK.Centered) Using PCLK Pin for Clock Input**

Parameter	Description	Device		HC/HE Devices			Units
				-6	-5	-4	
t _{SU}	Input Data Setup Before CLK	All MachXO2 devices, all sides	Min.	0.77	0.76	0.76	ns
t _{HO}	Input Data Hold After CLK		Min.	0.22	0.22	0.22	ns
f _{DATA}	DDR1 Input Data Speed		Max.	568.18	491.4	432.9	Mbps
f _{DDR1}	DDR1 SCLK Frequency		Max.	284.09	245.7	216.45	MHz

**Generic DDRX2 Inputs with Clock and Data Aligned at Pin
(GDDR2_RX.ECLK.Aligned) Using PCLK Pin for Clock Input**

Parameter	Description	Device		HC/HE Devices			Units
				-6	-5	-4	
t _{DVA}	Input Data Valid After CLK	MachXO2-1200 and larger devices, bottom side only	Max.				UI
t _{DVE}	Input Data Hold After CLK		Min.				UI
f _{DATA}	DDR2 Serial Input Data Speed		Max.	606.06	505.05	432.9	Mbps
f _{DDR2}	DDR2 ECLK Frequency		Max.	303.03	252.53	216.45	MHz
f _{SCLK}	SCLK Frequency		Max.	151.52	126.26	108.23	MHz

**Generic DDRX2 Inputs with Clock and Data Centered at Pin
(GDDR2_RX.ECLK.Centered) Using PCLK Pin for Clock Input**

Parameter	Description	Device		HC/HE Devices			Units
				-6	-5	-4	
t _{SU}	Input Data Setup Before CLK	MachXO2-1200 and larger devices, bottom side only	Min.	0.36	0.36	0.36	ns
t _{HO}	Input Data Hold After CLK		Min.	0.08	0.08	0.08	ns
f _{DATA}	DDR2 Serial Input Data Speed		Max.	606.06	505.05	432.9	Mbps
f _{DDR2}	DDR2 ECLK Frequency		Max.	303.03	252.53	216.45	MHz
f _{SCLK}	SCLK Frequency		Max.	151.52	126.26	108.23	MHz

**Generic DDRX4 Inputs with Clock and Data Aligned at Pin
(GDDR4_RX.ECLK.Aligned) Using PCLK Pin for Clock Input**

Parameter	Description	Device		HC/HE Devices			Units
				-6	-5	-4	
t _{DVA}	Input Data Valid After ECLK	MachXO2-1200 and larger devices, bottom side only	Max.				UI
t _{DVE}	Input Data Hold After ECLK		Min.				UI
f _{DATA}	DDR4 Serial Input Data Speed		Max.	727.27	596.3	505.05	Mbps
f _{DDR4}	DDR4 ECLK Frequency		Max.	363.64	298.15	252.53	MHz
f _{SCLK}	SCLK Frequency		Max.	90.91	74.54	63.13	MHz

**Generic DDRX4 Inputs with Clock and Data Centered at Pin
(GDDR4_RX.ECLK.Centered) Using PCLK Pin for Clock Input**

Parameter	Description	Device		HC/HE Devices			Units
				-6	-5	-4	
t _{SU}	Input Data Setup Before ECLK	MachXO2-1200 and larger devices, bottom side only	Min.	0.36	0.36	0.36	ns
t _{HO}	Input Data Hold After ECLK		Min.	0.08	0.08	0.08	ns
f _{DATA}	DDR4 Serial Input Data Speed		Max.	727.27	596.3	505.05	Mbps
f _{DDR4}	DDR4 ECLK Frequency		Max.	363.64	298.15	252.53	MHz
f _{SCLK}	SCLK Frequency		Max.	90.91	74.54	63.13	MHz

7:1 LVDS Inputs (GDDR71_RX.ECLK.7:1)

Parameter	Description	Device		HC/HE Devices			Units
				-6	-5	-4	
T _{RPBi}	RX Input Strobe Position for Bit	MachXO2-1200 and larger devices, bottom side only	Min.				ns
	“i” (“I” = 0 to 6)		Max.				ns
t _B	Serial Input Data Bit Time		Min.	1.38	1.68	1.98	ns
f _{DATA}	DDR71 Serial Input Data Speed		Max.	727.27	596.3	505.05	Mbps
			Min.	70	70	70	Mbps
f _{DDR71}	DDR71 ECLK Frequency		Max.	363.64	298.15	252.53	MHz
			Min.	35	35	35	MHz
f _{CLKIN}	7:1 Input Clock Frequency (SCLK) (minimum limited by PLL)		Max.	103.9	85.19	72.15	MHz
			Min.	10	10	10	MHz
T _{RPB0_MIN}	RX Strobe Position for Bit “0”,		Min.				ns
T _{RPB0_MAX}	(0.292UI, 0.708UI)		Max.				ns

**Generic DDR Outputs with Clock and Data Aligned at Pin
(GDDR1_TX.SCLK.Aligned) Using PCLK Pin for Clock Input**

Parameter	Description	Device		HC/HE Devices			Units
				-6	-5	-4	
t _{DIA}	Output Data Invalid After CLK Output	All MachXO2 devices, all sides	Max.				ns
t _{DIB}	Output Data Invalid Before CLK Output		Max.				ns
f _{DATA}	DDR1 Output Data Speed		Max.	568.18	491.4	432.9	Mbps
f _{DDR1}	DDR1 SCLK frequency		Max.	284.09	245.7	216.45	MHz

**Generic DDR Outputs with Clock and Data Centered at Pin
(GDDR1_TX.SCLK.Centered) Using PCLK Pin for Clock Input**

Parameter	Description	Device		HC/HE Devices			Units
				-6	-5	-4	
t_{DVB}	Output Data Valid Before CLK Output	All MachXO2 devices, all sides	Max.	0.25	0.25	0.25	UI
t_{DVA}	Output Data Valid After CLK Output		Min.	0.25	0.25	0.25	UI
f_{DATA}	DDR1 Output Data Speed		Max.	568.18	491.4	432.9	Mbps
			Min.				Mbps
f_{DDR1}	DDR1 SCLK Frequency (minimum limited by PLL)		Max.	284.09	245.7	216.45	MHz
			Min.				MHz

**Generic DDR2 Outputs with Clock and Data Aligned at Pin
(GDDR2_TX.ECLK.Aligned) Using PCLK Pin for Clock Input**

Parameter	Description	Device		HC/HE Devices			Units
				-6	-5	-4	
t_{DIA}	Output Data Invalid After CLK Output	MachXO2-1200 and larger devices, top side only	Max.				ns
t_{DIB}	Output Data Invalid Before CLK Output		Max.				ns
f_{DATA}	DDR2 Serial Output Data Speed		Max.	606.06	505.05	432.9	Mbps
f_{DDR2}	DDR2 ECLK frequency		Max.	303.03	252.53	216.45	MHz
f_{SCLK}	SCLK Frequency		Max.	151.52	126.26	108.23	MHz

**Generic DDR2 Outputs with Clock and Data Centered at Pin
(GDDR2_TX.ECLK.Centered) Using PCLK Pin for Clock Input**

Parameter	Description	Device		HC/HE Devices			Units
				-6	-5	-4	
t_{DVB}	Output Data Valid Before CLK Output	MachXO2-1200 and larger devices, top side only	Max.	0.25	0.25	0.25	UI
t_{DVA}	Output Data Valid After CLK Output		Min.	0.25	0.25	0.25	UI
f_{DATA}	DDR2 Serial Output Data Speed		Max.	606.06	505.05	432.9	Mbps
			Min.				Mbps
f_{DDR2}	DDR2 ECLK Frequency (minimum limited by PLL)		Max.	303.03	252.53	216.45	MHz
			Min.				MHz
f_{SCLK}	SCLK Frequency	Max.	151.52	126.26	108.23	MHz	

**Generic DDR4 Outputs with Clock and Data Aligned at Pin
(GDDR4_TX.ECLK.Aligned) Using PCLK Pin for Clock Input**

Parameter	Description	Device		HC/HE Devices			Units
				-6	-5	-4	
t_{DIA}	Output Data Invalid After CLK Output	MachXO2-1200 and larger devices, top side only	Max.				ns
t_{DIB}	Output Data Invalid Before CLK Output		Max.				ns
f_{DATA}	DDR4 Serial Output Data Speed		Max.	727.27	599.88	505.05	Mbps
f_{DDR4}	DDR4 ECLK Frequency		Max.	363.64	299.94	252.53	MHz
f_{SCLK}	SCLK Frequency		Max.	90.91	74.99	63.13	MHz

**Generic DDRX4 Outputs with Clock and Data Centered at Pin
(GDDR4_TX.ECLK.Centered) Using PCLK Pin for Clock Input**

Parameter	Description	Device	HC/HE Devices			Units	
			-6	-5	-4		
t _{DVB}	Output Data Valid Before CLK Output	MachXO2-1200 and larger devices, top side only	Max.	0.25	0.25	0.25	UI
t _{DVA}	Output Data Valid After CLK Output		Min.	0.25	0.25	0.25	UI
f _{DATA}	DDR4 Serial Output Data Speed		Max.	727.27	599.88	505.05	Mbps
			Min.				Mbps
f _{DDR4}	DDR4 ECLK Frequency (minimum limited by PLL)		Max.	363.64	299.94	252.53	MHz
			Min.				MHz
f _{SCLK}	SCLK Frequency	Max.	90.91	74.99	63.13	MHz	

7:1 LVDS Outputs (GDDR71_TX.ECLK.7:1)

Parameter	Description	Device	HC/HE Devices			Units	
			-6	-5	-4		
T _{TPBi}	TX Output Pulse Position for Bit “i”, “i” = 0 to 6.	MachXO2-1200 and larger devices, top side only.	Min.				ns
			Max.				ns
t _B	Serial Output Data Bit Time		Min.	1.38	1.67	1.98	ns
f _{DATA}	DDR71 Serial Output Data Speed		Max.	727.27	599.88	505.05	Mbps
			Min.	70	70	70	Mbps
f _{DDR71}	DDR71 ECLK frequency		Max.	363.64	299.94	252.53	MHz
		Min.	35	35	35	MHz	
f _{CLKOUT}	7:1 Output Clock Frequency (SCLK) (minimum limited by PLL)	Max.	103.9	85.7	72.15	MHz	
		Min.	10	10	10	MHz	

DDR, DDR2 and LPDDR

Parameter	Description	Device	HC/HE Devices			Units	
			-6	-5	-4		
t _{DVADQ}	Input Data Valid After DQS Input	MachXO2-1200 and larger devices, right side only.	Max.				UI
t _{DVEDQ}	Input Data Hold After DQS Input		Min.				UI
t _{DQVBS}	Output Data Invalid Before DQS Output		Min.				UI
t _{DQVAS}	Output Data Invalid After DQS Output		Min.				UI
f _{DATA}	MEM DDR Serial Data Speed		Max.	568.18	491.4	432.9	Mbps
f _{MAX_DDR}	DDR Clock Maximum Frequency		Max.	284.09	245.7	216.45	MHz
f _{MIN_DDR}	LPDDR Min. Frequency		Min.	0	0	0	MHz
	MEM DDR2 Min. Frequency		Min.	83.33	83.33	83.33	MHz
	MEM DDR Min. Frequency	Min.	125	125	125	MHz	
	Non-MEM DDR Min. Frequency	Min.	0	0	0	MHz	

Parameter	Description	Device	HC/HE Devices			Units
			-6	-5	-4	
t _{DVADQ}	Input Data Valid After DQS Input	MachXO2-1200 and larger devices, right side only.	Max.			UI
t _{DVEDQ}	Input Data Hold After DQS Input		Min.			UI
t _{DQVBS}	Output DQ Data Valid Before DQS		Min.			UI
t _{DQVAS}	Output DQ Data Valid After DQS		Min.			UI
f _{DATA}	MEM DDR Serial Data Speed		Max.			Mbps
f _{SCLK}	SCLK Frequency		Max.			MHz
f _{MEM_DDR}	MEM DDR Frequency		Max.			Mbps
			Min.			Mbps
f _{MEM_DDR2}	MEM DDR2 Frequency		Max.			Mbps
			Min.			Mbps
f _{LPDDR}	LPDDR Frequency		Max.			Mbps
			Min.			Mbps

Notes:

- Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from the Lattice design tools. Timing in range 0°C to 85°C shown, please consult software for timing outside this range.
- General I/O timing numbers based on LVCMOS 2.5, 8mA, 0pf load.
- Generic DDR timing numbers based on LVDS I/O.
- DDR timing numbers based on SSTL25. DDR2 timing numbers based on SSTL18. LPDDR timing numbers based in LVCMOS18.
- 7:1 LVDS (GDDR71) uses the 1LVDS I/O standard.
- For Generic DDRX1 mode $t_{SU} = t_{HO} = (t_{DVE} - t_{DVA} - 0.03ns)/2$.

MachXO2 External Switching Characteristics – ZE Devices¹

Over Recommended Operating Conditions

Parameter	Description	Device	-3		-2		-1		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
Pin-LUT-Pin Propagation Delay									
t_{PD}	Best case propagation delay through one LUT-4	MachXO2-256	—	9.77	—	10.25	—	10.72	ns
		MachXO2-640	—	10.27	—	10.81	—	11.35	ns
		MachXO2-1200	—	10.27	—	10.81	—	11.35	ns
		MachXO2-2000	—	10.31	—	10.85	—	11.39	ns
		MachXO2-4000	—	10.96	—	11.57	—	12.17	ns
		MachXO2-7000	—	10.29	—	10.83	—	11.38	ns
General I/O Pin Parameters (using Primary Clock without PLL)¹									
t_{CO}	Clock to Output - PIO Output Register	MachXO2-256	—	10.69	—	11.26	—	11.82	ns
		MachXO2-640	—	10.78	—	11.35	—	11.93	ns
		MachXO2-1200	—	11.05	—	11.67	—	12.28	ns
		MachXO2-2000	—	11.08	—	11.70	—	12.31	ns
		MachXO2-4000	—	11.15	—	11.80	—	12.45	ns
		MachXO2-7000	—	11.39	—	12.03	—	12.67	ns
t_{SU}	Clock to Data Setup - PIO Input Register	MachXO2-256	-2.88	—	-3.18	—	-3.48	—	ns
		MachXO2-640	-2.95	—	-3.25	—	-3.56	—	ns
		MachXO2-1200	-3.21	—	-3.55	—	-3.88	—	ns
		MachXO2-2000	-3.23	—	-3.57	—	-3.90	—	ns
		MachXO2-4000	-3.30	—	-3.67	—	-4.05	—	ns
		MachXO2-7000	-3.65	—	-4.02	—	-4.38	—	ns
t_H	Clock to Data Hold - PIO Input Register	MachXO2-256	3.46	—	3.77	—	4.09	—	ns
		MachXO2-640	3.54	—	3.87	—	4.19	—	ns
		MachXO2-1200	3.82	—	4.18	—	4.55	—	ns
		MachXO2-2000	3.85	—	4.21	—	4.58	—	ns
		MachXO2-4000	3.91	—	4.32	—	4.72	—	ns
		MachXO2-7000	4.22	—	4.61	—	5.00	—	ns
t_{SU_DEL}	Clock to Data Setup - PIO Input Register with Data Input Delay	MachXO2-256	3.72	—	3.99	—	4.24	—	ns
		MachXO2-640	3.66	—	3.92	—	4.16	—	ns
		MachXO2-1200	3.39	—	3.63	—	3.84	—	ns
		MachXO2-2000	3.37	—	3.61	—	3.82	—	ns
		MachXO2-4000	3.69	—	3.89	—	4.06	—	ns
		MachXO2-7000	2.99	—	3.20	—	3.37	—	ns
t_{H_DEL}	Clock to Data Hold - PIO Input Register with Input Data Delay	MachXO2-256	-3.15	—	-3.40	—	-3.63	—	ns
		MachXO2-640	-3.06	—	-3.31	—	-3.52	—	ns
		MachXO2-1200	-2.79	—	-3.00	—	-3.17	—	ns
		MachXO2-2000	-2.76	—	-2.97	—	-3.14	—	ns
		MachXO2-4000	-3.04	—	-3.21	—	-3.35	—	ns
		MachXO2-7000	-2.41	—	-2.59	—	-2.74	—	ns
f_{MAX_IO}	Clock Frequency of I/O and PFU Register	All MachXO2 devices	—		—		—		MHz

Parameter	Description	Device	-3		-2		-1		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
General I/O Pin Parameters (using Edge Clock without PLL)¹									
t _{COE}	Clock to Output - PIO Output Register	MachXO2-1200	—	9.35	—	9.78	—	10.21	ns
		MachXO2-2000	—	11.18	—	11.78	—	12.38	ns
		MachXO2-4000	—	11.18	—	11.78	—	12.38	ns
		MachXO2-7000	—	9.35	—	9.78	—	10.21	ns
t _{SUE}	Clock to Data Setup - PIO Input Register	MachXO2-1200	-1.44	—	-1.57	—	-1.69	—	ns
		MachXO2-2000	-2.78	—	-3.02	—	-3.25	—	ns
		MachXO2-4000	-2.78	—	-3.02	—	-3.25	—	ns
		MachXO2-7000	-1.44	—	-1.57	—	-1.69	—	ns
t _{HE}	Clock to Data Hold - PIO Input Register	MachXO2-1200	2.18	—	2.36	—	2.54	—	ns
		MachXO2-2000	3.94	—	4.29	—	4.64	—	ns
		MachXO2-4000	3.94	—	4.29	—	4.64	—	ns
		MachXO2-7000	2.18	—	2.36	—	2.54	—	ns
t _{SU_DELE}	Clock to Data Setup - PIO Input Register with Data Input Delay	MachXO2-1200	-1.44	—	-1.57	—	-1.69	—	ns
		MachXO2-2000	-2.78	—	-3.02	—	-3.25	—	ns
		MachXO2-4000	-2.78	—	-3.02	—	-3.25	—	ns
		MachXO2-7000	-1.44	—	-1.57	—	-1.69	—	ns
t _{H_DELE}	Clock to Data Hold - PIO Input Register with Input Data Delay	MachXO2-1200	2.18	—	2.36	—	2.54	—	ns
		MachXO2-2000	3.94	—	4.29	—	4.64	—	ns
		MachXO2-4000	3.94	—	4.29	—	4.64	—	ns
		MachXO2-7000	2.18	—	2.36	—	2.54	—	ns
f _{MAX_IOE}	Clock Frequency of I/O and PFU Register	All MachXO2 devices	—		—		—		MHz
General I/O Pin Parameters (using Primary Clock with PLL)¹									
t _{COPLL}	Clock to Output - PIO Output Register	MachXO2-1200	—	9.92	—	10.36	—	10.79	ns
		MachXO2-2000	—	9.72	—	10.14	—	10.56	ns
		MachXO2-4000	—	10.87	—	11.40	—	11.93	ns
		MachXO2-7000	—	9.98	—	10.41	—	10.84	ns
t _{SUPLL}	Clock to Data Setup - PIO Input Register	MachXO2-1200	-1.60	—	-1.73	—	-1.86	—	ns
		MachXO2-2000	-1.44	—	-1.56	—	-1.68	—	ns
		MachXO2-4000	-2.34	—	-2.52	—	-2.69	—	ns
		MachXO2-7000	-1.65	—	-1.79	—	-1.92	—	ns
t _{HPLL}	Clock to Data Hold - PIO Input Register	MachXO2-1200	2.49	—	2.67	—	2.86	—	ns
		MachXO2-2000	2.29	—	2.46	—	2.63	—	ns
		MachXO2-4000	3.41	—	3.69	—	3.97	—	ns
		MachXO2-7000	2.55	—	2.73	—	2.91	—	ns
t _{SU_DELPLL}	Clock to Data Setup - PIO Input Register with Data Input Delay	MachXO2-1200	-1.60	—	-1.73	—	-1.86	—	ns
		MachXO2-2000	-1.44	—	-1.56	—	-1.68	—	ns
		MachXO2-4000	-2.34	—	-2.52	—	-2.69	—	ns
		MachXO2-7000	-1.65	—	-1.79	—	-1.92	—	ns
t _{H_DELPLL}	Clock to Data Hold - PIO Input Register with Input Data Delay	MachXO2-1200	2.49	—	2.67	—	2.86	—	ns
		MachXO2-2000	2.29	—	2.46	—	2.63	—	ns
		MachXO2-4000	3.41	—	3.69	—	3.97	—	ns
		MachXO2-7000	2.55	—	2.73	—	2.91	—	ns

**Generic DDRX1 Inputs with Clock and Data Aligned at Pin
(GDDR1_RX.SCLK.Aligned) Using PCLK Pin for Clock Input**

Parameter	Description	Device		ZE Devices			Units
				-6	-5	-4	
t _{DVA}	Input Data Valid After CLK	All MachXO2 devices, all sides	Max.	0.188	0.204	0.22	UI
t _{DVE}	Input Data Hold After CLK		Min.	0.25	0.25	0.25	UI
f _{DATA}	DDR1 Input Data Speed		Max.	568.18	491.4	432.9	Mbps
f _{DDR1}	DDR1 SCLK Frequency		Max.	284.09	245.7	216.45	MHz

**Generic DDRX1 Inputs with Clock and Data Centered at Pin
(GDDR1_RX.SCLK.Centered) Using PCLK Pin for Clock Input**

Parameter	Description	Device		ZE Devices			Units
				-6	-5	-4	
t _{SU}	Input Data Setup Before CLK	All MachXO2 devices, all sides	Min.	0.77	0.76	0.76	ns
t _{HO}	Input Data Hold After CLK		Min.	0.22	0.22	0.22	ns
f _{DATA}	DDR1 Input Data Speed		Max.	568.18	491.4	432.9	Mbps
f _{DDR1}	DDR1 SCLK Frequency		Max.	284.09	245.7	216.45	MHz

**Generic DDRX2 Inputs with Clock and Data Aligned at Pin
(GDDR2_RX.ECLK.Aligned) Using PCLK Pin for Clock Input**

Parameter	Description	Device		ZE Devices			Units
				-6	-5	-4	
t _{DVA}	Input Data Valid After CLK	MachXO2-1200 and larger devices, bottom side only	Max.				UI
t _{DVE}	Input Data Hold After CLK		Min.				UI
f _{DATA}	DDR2 Serial Input Data Speed		Max.	606.06	505.05	432.9	Mbps
f _{DDR2}	DDR2 ECLK Frequency		Max.	303.03	252.53	216.45	MHz
f _{SCLK}	SCLK Frequency		Max.	151.52	126.26	108.23	MHz

**Generic DDRX2 Inputs with Clock and Data Centered at Pin
(GDDR2_RX.ECLK.Centered) Using PCLK Pin for Clock Input**

Parameter	Description	Device		ZE Devices			Units
				-6	-5	-4	
t _{SU}	Input Data Setup Before CLK	MachXO2-1200 and larger devices, bottom side only	Min.	0.36	0.36	0.36	ns
t _{HO}	Input Data Hold After CLK		Min.	0.08	0.08	0.08	ns
f _{DATA}	DDR2 Serial Input Data Speed		Max.	606.06	505.05	432.9	Mbps
f _{DDR2}	DDR2 ECLK Frequency		Max.	303.03	252.53	216.45	MHz
f _{SCLK}	SCLK Frequency		Max.	151.52	126.26	108.23	MHz

**Generic DDRX4 Inputs with Clock and Data Aligned at Pin
(GDDR4_RX.ECLK.Aligned) Using PCLK Pin for Clock Input**

Parameter	Description	Device		ZE Devices			Units
				-6	-5	-4	
t _{DVA}	Input Data Valid After ECLK	MachXO2-1200 and larger devices, bottom side only	Max.				UI
t _{DVE}	Input Data Hold After ECLK		Min.				UI
f _{DATA}	DDR4 Serial Input Data Speed		Max.	727.27	596.3	505.05	Mbps
f _{DDR4}	DDR4 ECLK Frequency		Max.	363.64	298.15	252.53	MHz
f _{SCLK}	SCLK Frequency		Max.	90.91	74.54	63.13	MHz

**Generic DDRX4 Inputs with Clock and Data Centered at Pin
(GDDR4_RX.ECLK.Centered) Using PCLK Pin for Clock Input**

Parameter	Description	Device		ZE Devices			Units
				-6	-5	-4	
t _{SU}	Input Data Setup Before ECLK	MachXO2-1200 and larger devices, bottom side only	Min.	0.36	0.36	0.36	ns
t _{HO}	Input Data Hold After ECLK		Min.	0.08	0.08	0.08	ns
f _{DATA}	DDR4 Serial Input Data Speed		Max.	727.27	596.3	505.05	Mbps
f _{DDR4}	DDR4 ECLK Frequency		Max.	363.64	298.15	252.53	MHz
f _{SCLK}	SCLK Frequency		Max.	90.91	74.54	63.13	MHz

7:1 LVDS Inputs (GDDR71_RX.ECLK.7:1)

Parameter	Description	Device		ZE Devices			Units
				-6	-5	-4	
T _{RPBi}	RX Input Strobe Position for Bit	MachXO2-1200 and larger devices, bottom side only	Min.				ns
	“i” (“I” = 0 to 6)		Max.				ns
t _B	Serial Input Data Bit Time		Min.	1.38	1.68	1.98	ns
f _{DATA}	DDR71 Serial Input Data Speed		Max.	727.27	596.3	505.05	Mbps
			Min.	70	70	70	Mbps
f _{DDR71}	DDR71 ECLK Frequency		Max.	363.64	298.15	252.53	MHz
			Min.	35	35	35	MHz
f _{CLKIN}	7:1 Input Clock Frequency (SCLK) (minimum limited by PLL)		Max.	103.9	85.19	72.15	MHz
			Min.	10	10	10	MHz
T _{RPB0_MIN}	RX Strobe Position for Bit “0”,			Min.			
T _{RPB0_MAX}	(0.292UI, 0.708UI)	Max.					ns

**Generic DDR Outputs with Clock and Data Aligned at Pin
(GDDR1_TX.SCLK.Aligned) Using PCLK Pin for Clock Input**

Parameter	Description	Device		ZE Devices			Units
				-6	-5	-4	
t _{DIA}	Output Data Invalid After CLK Output	All MachXO2 devices, all sides	Max.				ns
t _{DIB}	Output Data Invalid Before CLK		Max.				ns
	Output						
f _{DATA}	DDR1 Output Data Speed		Max.	568.18	491.4	432.9	Mbps
f _{DDR1}	DDR1 SCLK frequency		Max.	284.09	245.7	216.45	MHz

**Generic DDR Outputs with Clock and Data Centered at Pin
(GDDR1_TX.SCLK.Centered) Using PCLK Pin for Clock Input**

Parameter	Description	Device		ZE Devices			Units
				-6	-5	-4	
t _{DVB}	Output Data Valid Before CLK Output	All MachXO2 devices, all sides	Max.				UI
t _{DVA}	Output Data Valid After CLK Output		Min.				UI
f _{DATA}	DDR1 Output Data Speed		Max.	568.18	491.4	432.9	Mbps
			Min.				Mbps
f _{DDR1}	DDR1 SCLK Frequency (minimum limited by PLL)		Max.	284.09	245.7	216.45	MHz
			Min.				MHz

**Generic DDR2 Outputs with Clock and Data Aligned at Pin
(GDDR2_TX.ECLK.Aligned) Using PCLK Pin for Clock Input**

Parameter	Description	Device		ZE Devices			Units
				-6	-5	-4	
t _{DIA}	Output Data Invalid After CLK Output	MachXO2-1200 and larger devices, top side only	Max.				ns
t _{DIB}	Output Data Invalid Before CLK Output		Max.				ns
f _{DATA}	DDR2 Serial Output Data Speed		Max.	606.06	505.05	432.9	Mbps
f _{DDR2}	DDR2 ECLK frequency		Max.	303.03	252.53	216.45	MHz
f _{SCLK}	SCLK Frequency		Max.	151.52	126.26	108.23	MHz
			Min.				

**Generic DDR2 Outputs with Clock and Data Centered at Pin
(GDDR2_TX.ECLK.Centered) Using PCLK Pin for Clock Input**

Parameter	Description	Device		ZE Devices			Units
				-6	-5	-4	
t _{DVB}	Output Data Valid Before CLK Output	MachXO2-1200 and larger devices, top side only	Max.				UI
t _{DVA}	Output Data Valid After CLK Output		Min.				UI
f _{DATA}	DDR2 Serial Output Data Speed		Max.	606.06	505.05	432.9	Mbps
			Min.				Mbps
f _{DDR2}	DDR2 ECLK Frequency (minimum limited by PLL)		Max.	303.03	252.53	216.45	MHz
			Min.				MHz
f _{SCLK}	SCLK Frequency	Max.	151.52	126.26	108.23	MHz	

**Generic DDR4 Outputs with Clock and Data Aligned at Pin
(GDDR4_TX.ECLK.Aligned) Using PCLK Pin for Clock Input**

Parameter	Description	Device		ZE Devices			Units
				-6	-5	-4	
t _{DIA}	Output Data Invalid After CLK Output	MachXO2-1200 and larger devices, top side only	Max.				ns
t _{DIB}	Output Data Invalid Before CLK Output		Max.				ns
f _{DATA}	DDR4 Serial Output Data Speed		Max.	727.27	599.88	505.05	Mbps
f _{DDR4}	DDR4 ECLK Frequency		Max.	363.64	299.94	252.53	MHz
f _{SCLK}	SCLK Frequency		Max.	90.91	74.99	63.13	MHz
			Min.				

**Generic DDRX4 Outputs with Clock and Data Centered at Pin
(GDDR4_TX.ECLK.Centered) Using PCLK Pin for Clock Input**

Parameter	Description	Device	ZE Devices			Units	
			-6	-5	-4		
t _{DVB}	Output Data Valid Before CLK Output	MachXO2-1200 and larger devices, top side only	Max.			UI	
t _{DVA}	Output Data Valid After CLK Output		Min.			UI	
f _{DATA}	DDR4 Serial Output Data Speed		Max.	727.27	599.88	505.05	Mbps
			Min.				Mbps
f _{DDR4}	DDR4 ECLK Frequency (minimum limited by PLL)		Max.	363.64	299.94	252.53	MHz
			Min.				
f _{SCLK}	SCLK Frequency	Max.	90.91	74.99	63.13	MHz	

7:1 LVDS Outputs (GDDR71_TX.ECLK.7:1)

Parameter	Description	Device	ZE Devices			Units	
			-6	-5	-4		
T _{TPBI}	TX Output Pulse Position for Bit “i”, “i” = 0 to 6.	MachXO2-1200 and larger devices, top side only	Min.			ns	
			Max.			ns	
t _B	Serial Output Data Bit Time		Min.	1.38	1.67	1.98	ns
f _{DATA}	DDR71 Serial Output Data Speed		Max.	727.27	599.88	505.05	Mbps
			Min.	70	70	70	Mbps
f _{DDR71}	DDR71 ECLK frequency		Max.	363.64	299.94	252.53	MHz
		Min.	35	35	35	MHz	
f _{CLKOUT}	7:1 Output Clock Frequency (SCLK) (minimum limited by PLL)	Max.	103.9	85.7	72.15	MHz	
		Min.	10	10	10	MHz	

DDR, DDR2 and LPDDR

Parameter	Description	Device	ZE Devices			Units	
			-6	-5	-4		
t _{DVADQ}	Input Data Valid After DQS Input	MachXO2-1200 and larger devices, right side only	Max.			UI	
t _{DVEDQ}	Input Data Hold After DQS Input		Min.			UI	
t _{DQVBS}	Output Data Invalid Before DQS Output		Min.			UI	
t _{DQVAS}	Output Data Invalid After DQS Output		Min.			UI	
f _{DATA}	MEM DDR Serial Data Speed		Max.	568.18	491.4	432.9	Mbps
f _{MAX_DDR}	DDR Clock Maximum Frequency		Max.	284.09	245.7	216.45	MHz
f _{MIN_DDR}	LPDDR Min. Frequency		Min.	0	0	0	MHz
	MEM DDR2 Min. Frequency		Min.	83.33	83.33	83.33	MHz
	MEM DDR Min. Frequency	Min.	125	125	125	MHz	
	Non-MEM DDR Min. Frequency	Min.	0	0	0	MHz	

Parameter	Description	Device	ZE Devices			Units
			-6	-5	-4	
t _{DVADQ}	Input Data Valid After DQS Input	MachXO2-1200 and larger devices, right side only.	Max.			UI
t _{DVEDQ}	Input Data Hold After DQS Input		Min.			UI
t _{DQVBS}	Output DQ Data Valid Before DQS		Min.			UI
t _{DQVAS}	Output DQ Data Valid After DQS		Min.			UI
f _{DATA}	MEM DDR Serial Data Speed		Max.			Mbps
f _{SCLK}	SCLK Frequency		Max.			MHz
f _{MEM_DDR}	MEM DDR Frequency		Max.			Mbps
			Min.			Mbps
f _{MEM_DDR2}	MEM DDR2 Frequency		Max.			Mbps
			Min.			Mbps
f _{LPDDR}	LPDDR Frequency		Max.			Mbps
			Min.			Mbps

Notes:

- Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from the Lattice design tools. Timing in range 0°C to 85°C shown, please consult software for timing outside this range.
- General I/O timing numbers based on LVCMOS 2.5, 8mA, 0pf load.
- Generic DDR timing numbers based on LVDS I/O.
- DDR timing numbers based on SSTL25. DDR2 timing numbers based on SSTL18. LPDDR timing numbers based in LVCMOS18.
- 7:1 LVDS (GDDR71) uses the 1LVDS I/O standard.
- For Generic DDRX1 mode $t_{SU} = t_{HO} = (t_{DVE} - t_{DVA} - 0.03ns)/2$.

Figure 3-5. Receiver RX.CLK.Aligned and MEM DDR Input Waveforms




Figure 3-6. Receiver RX.CLK.Centered Waveforms




Figure 3-7. Transmitter TX.CLK.Aligned Waveforms




Figure 3-8. Transmitter TX.CLK.Centered and MEM DDR Output Waveforms




Figure 3-9. GDDR71 Video Timing Waveforms




Figure 3-10. Receiver GDDR71_RX. Waveforms





Figure 3-11. Transmitter GDDR71_TX. Waveforms



sysCLOCK PLL Timing

Over Recommended Operating Conditions

Parameter	Descriptions	Conditions	Min.	Max.	Units
f_{IN}	Input Clock Frequency (CLKI, CLKFB)				MHz
f_{OUT}	Output Clock Frequency (CLKOP, CLKOS, CLKOS2)				MHz
f_{OUT2}	Output Frequency (CLKOS3)				MHz
f_{VCO}	PLL VCO Frequency				MHz
f_{PFD}	Phase Detector Input Frequency				MHz
AC Characteristics					
t_{DT}	Output Clock Duty Cycle	Default duty cycle selected ³			%
t_{PH} ⁴	Output Phase Accuracy				UI
t_{OPJIT} ¹	Output Clock Period Jitter	$f_{OUT} > 100\text{MHz}$			ps
		$f_{OUT} < 100\text{MHz}$			UIPP
t_{SK}	Input Clock to Output Clock Skew	Divider ratio = integer			ps
t_W	Output Clock Pulse Width	At 90% or 10% ³			ns
t_{LOCK} ²	PLL Lock-in Time				μs
t_{IPJIT}	Input Clock Period Jitter	$f_{OUT} > 100\text{MHz}$			ps
		$f_{OUT} < 100\text{MHz}$			UIPP
t_{FBKDLY}	External Feedback Delay				ns
t_{HI}	Input Clock High Time	90% to 90%			ns
t_{LO}	Input Clock Low Time	10% to 10%			ns
t_{STABLE}	STANDBY High to PLL Stable				μs
t_{RST}	RST/RESETM Pulse Width				ns
t_{RSTREC}	RST Recovery Time				
t_{RST_DIV}	RESETC/D Pulse Width				
t_{RSTREC_DIV}	RESETC/D Recovery Time				
t_{ROTATE_SETUP}	PHASESTEP Setup Time				
t_{ROTATE_WD}	PHASESTEP Pulse Width				

1. Jitter sample is taken over 10,000 samples of the primary PLL output with a clean reference clock.

2. Output clock is valid after t_{LOCK} for PLL reset and dynamic delay adjustment.

3. Using LVDS output buffers.

4. CLKOS as compared to CLKOP output.

MachXO2 Oscillator Output Frequency


Symbol	Parameter	Min.	Typ.	Max	Units
f_{MAX}	Oscillator Output Frequency	126.35	133	139.65	MHz
t_{DT}	Output Clock Duty Cycle				%
t_{OPJIT}	Output Clock Period Jitter				UIPP
t_{STABLE}	STANDBY High to Oscillator Stable				μs

MachXO2 “Z” Standby Mode Timing

Symbol	Parameter	Device	Min.	Typ.	Max	Units
t_{PWRDN}	STANDBY Low to Stop	All				ns
t_{PWRUP}	STANDBY High to Power Up	LCMXO2-256				μ s
		LCMXO2-640				μ s
		LCMXO2-1200				μ s
		LCMXO2-2000				μ s
		LCMXO2-4000				μ s
		LCMXO2-7000				μ s
$t_{WSTANDBY}$	STANDBYN Pulse Width	All				ns
t_{WAWAKE}	STANDBYN Pulse Rejection	All				ns
$t_{BNDGAPSTBL}$	STANDBY High to bandgap stable	All				ns
$t_{PORSTBL}$	STANDBY High to POR stable	All				ns
$t_{BNKCTRLRSTBL}$	STANDBY High to I/O bank controller stable	All				ns
$t_{I2CTOSTOP}$	I ² C to standby controller stop signal	All				ns
$t_{SPITOSTOP}$	SPI to standby controller stop signal	All				ns
$t_{JTAGTOSTOP}$	JTAG to standby controller stop signal	All				ns

MachXO2 “H” Standby Mode Timing

Symbol	Parameter	Device	Min.	Typ.	Max	Units
t_{PWRDN}	STANDBYN Low to Stop	All				ns
t_{PWRUP}	STANDBYN High to Power Up	LCMXO2-256				μ s
		LCMXO2-640				μ s
		LCMXO2-1200				μ s
		LCMXO2-2000				μ s
		LCMXO2-4000				μ s
		LCMXO2-7000				μ s
$t_{WSTANDBY}$	STANDBYN Pulse Width	All				ns
t_{WAWAKE}	STANDBYN Pulse Rejection	All				ns
$t_{BNDGAPSTBL}$	STANDBYN High to bandgap stable	All				ns
$t_{PORSTBL}$	STANDBYN High to POR stable	All				ns
$t_{BNKCTRLRSTBL}$	STANDBYN High to I/O bank controller stable	All				ns
$t_{I2CTOSTOP}$	I ² C to standby controller stop signal	All				ns
$t_{SPITOSTOP}$	SPI to standby controller stop signal	All				ns
$t_{JTAGTOSTOP}$	JTAG to standby controller stop signal	All				ns



Flash Download Time^{1, 2}


Symbol	Parameter	Min.	Typ.	Max.	Units	Units
t _{REFRESH}	POR to Device I/O Active	LCMXO2-256		507		μs
		LCMXO2-640		944		μs
		LCMXO2-1200		1727		μs
		LCMXO2-2000		1304		μs
		LCMXO2-4000		2289		μs
		LCMXO2-7000		3605		μs

1. Assumes sysMEM EBR initialized to an all zero pattern if they are used.
2. The Flash download time is measured starting from the maximum voltage of POR trip point.

JTAG Port Timing Specifications

Symbol	Parameter	Min.	Max.	Units
f _{MAX}	TCK [BSCAN] clock frequency			MHz
t _{BTCP}	TCK [BSCAN] clock pulse width			ns
t _{BTCPH}	TCK [BSCAN] clock pulse width high			ns
t _{BTCPL}	TCK [BSCAN] clock pulse width low			ns
t _{BTS}	TCK [BSCAN] setup time			ns
t _{BTH}	TCK [BSCAN] hold time			ns
t _{BTRF}	TCK [BSCAN] rise/fall time			mV/ns
t _{BTCO}	TAP controller falling edge of clock to output valid			ns
t _{BTCODIS}	TAP controller falling edge of clock to output disabled			ns
t _{BTCOEN}	TAP controller falling edge of clock to output enabled			ns
t _{BTCRS}	BSCAN test capture register setup time			ns
t _{BTCRH}	BSCAN test capture register hold time			ns
t _{BUTCO}	BSCAN test update register, falling edge of clock to output valid			ns
t _{BTUODIS}	BSCAN test update register, falling edge of clock to output disabled			ns
t _{BTUPOEN}	BSCAN test update register, falling edge of clock to output enabled			ns

Figure 3-12. JTAG Port Timing Waveforms



I²C Port Timing Specifications

Symbol	Parameter	Min.	Max.	Units
f_{MAX}	Maximum SCL clock frequency			MHz
t_{HI}	High period of SCL clock			ns
t_{SUD}	Data setup time			ns
t_{HUD}	Data hold time			ns
$t_{SUSTART}$	Start condition setup time			ns
t_{SUSTOP}	Stop condition setup time			ns
t_{BF}	Bus free time between stop and start condition			mV/ns

SPI Port Timing Specifications

Symbol	Parameter	Min.	Max.	Units
f_{MAX}	Maximum SCK clock frequency			MHz
t_{HI}	High period of SCK clock			ns
$t_{SUmaster}$	Setup time (master mode)			ns
$t_{HOLDmaster}$	Hold time (master mode)			ns
$t_{SUslave}$	Setup time (slave mode)			ns
$t_{HOLDslave}$	Hold time (slave mode)			ns
$t_{SCK2OUT}$	SCK to out (slave mode)			ns

Switching Test Conditions

Figure 3-13 shows the output test load used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-5.

Figure 3-13. Output Test Load, LVTTTL and LVC MOS Standards




Table 3-5. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R1	CL	Timing Ref.	VT
LVTTTL and LVC MOS settings (L -> H, H -> L)	∞	0pF	LVTTTL, LVC MOS 3.3 = 1.5V	—
			LVC MOS 2.5 = $V_{CCIO}/2$	—
			LVC MOS 1.8 = $V_{CCIO}/2$	—
			LVC MOS 1.5 = $V_{CCIO}/2$	—
			LVC MOS 1.2 = $V_{CCIO}/2$	—
LVTTTL and LVC MOS 3.3 (Z -> H)	188	0pF	1.5	V_{OL}
LVTTTL and LVC MOS 3.3 (Z -> L)				V_{OH}
Other LVC MOS (Z -> H)			$V_{CCIO}/2$	V_{OL}
Other LVC MOS (Z -> L)			$V_{CCIO}/2$	V_{OH}
LVTTTL + LVC MOS (H -> Z)			$V_{OH} - 0.15$	V_{OL}
LVTTTL + LVC MOS (L -> Z)			$V_{OL} - 0.15$	V_{OH}

Note: Output test conditions for all other interfaces are determined by the respective standards.

Signal Descriptions

Signal Name	I/O	Descriptions
General Purpose		
P[Edge] [Row/Column Number]_[A/B/C/D]	I/O	<p>[Edge] indicates the edge of the device on which the pad is located. Valid edge designations are L (Left), B (Bottom), R (Right), T (Top).</p> <p>[Row/Column Number] indicates the PFU row or the column of the device on which the PIO Group exists. When Edge is T (Top) or (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number.</p> <p>[A/B/C/D] indicates the PIO within the group to which the pad is connected.</p> <p>Some of these user-programmable pins are shared with special function pins. When not used as special function pins, these pins can be programmed as I/Os for user logic.</p> <p>During configuration of the user-programmable I/Os, the user has an option to tri-state the I/Os and enable an internal pull-up resistor. This option also applies to unused pins (or those not bonded to a package pin). The default during configuration is for user-programmable I/Os to be tri-stated with an internal pull-down resistor enabled. When the device is erased, I/Os will be tri-stated with an internal pull-down resistor enabled.</p>
NC	—	No connect.
GND	—	GND – Ground. Dedicated pins.
VCC	—	V _{CC} – The power supply pins for core logic. Dedicated pins.
VCCP	—	V _{CCP} – The Programming power supply pin. This pin powers up the programming circuitry for the on-chip Flash memory. Dedicated pins.
VCCIOx	—	VCCIO – The power supply pins for I/O Bank x. Dedicated pins.
PLL and Clock Functions (Used as user-programmable I/O pins when not used for PLL or clock pins)		
[LOC]_GPLL[T, C]_IN	—	Reference Clock (PLL) input pads: [LOC] indicates location. Valid designations are L (Left PLL) and R (Right PLL). T = true and C = complement.
[LOC]_GPLL[T, C]_FB	—	Optional Feedback (PLL) input pads: [LOC] indicates location. Valid designations are L (Left PLL) and R (Right PLL). T = true and C = complement.
PCLK [n]_[2:0]	—	Primary Clock pads. One to three clock pads per side.
Test and Programming (Dual function pins used for test access port and during sysCONFIG™)		
TMS	I	Test Mode Select input pin, used to control the 1149.1 state machine.
TCK	I	Test Clock input pin, used to clock the 1149.1 state machine.
TDI	I	Test Data input pin, used to load data into the device using an 1149.1 state machine.
TDO	O	Output pin – Test Data output pin used to shift data out of the device using 1149.1.
JTAGENB	I	<p>Controls behavior of TDI, TDO, TMS, TCK. If the device is configured to use the JTAG pins (TDI, TDO, TMS, TCK) as general purpose I/O then:</p> <p>If JTAGENB is low: TDI, TDO, TMS and TCK can function a general purpose I/O.</p> <p>If JTAGENB is high: TDI, TDO, TMS and TCK function as JTAG pins.</p> <p>For more details, refer to TN1204, MachXO2 Programming and Configuration Usage Guide.</p>
Configuration (Dual function pins used during sysCONFIG)		
PROGRAMN	I	Initiates configuration sequence when asserted low. This pin always has an active pull-up.
INITN	I/O	Open Drain pin. Indicates the FPGA is ready to be configured. During configuration, a pull-up is enabled.
DONE	I/O	Open Drain pin. Indicates that the configuration sequence is complete, and the start-up sequence is in progress.

Signal Name	I/O	Descriptions
General Purpose		
MCLK/CCLK	I/O	Input Configuration Clock for configuring an FPGA in Slave SPI, Serial, and CPU modes. Output Configuration Clock for configuring an FPGA in SPI, SPIm, and Master configuration modes.
SN	I	Slave SPI active low chip select input.
CSSPIN	I/O	Master SPI active low chip select output.
SI/SISPI/IO0	I/O	Slave SPI serial data input and master SPI serial data output or master SPI dual/quad read bi-directional data I/O0.
SO/SISPISO/IO1	I/O	Slave SPI serial data output and master SPI serial data input or master SPI dual/quad read bi-directional data I/O1.
SCL/IO2	I/O	Slave I ² C clock input and master I ² C clock output and master SPI quad read bi-directional data I/O2.
SDA/IO3	I/O	Slave I ² C data input and master I ² C data output and master SPI quad read bi-directional data I/O3.

Pin Information Summary

	MachXO2-256			MachXO2-640	
	64-Ball ucBGA	100-Pin TQFP	132-Ball csBGA	100-Pin TQFP	132-Ball csBGA
General Purpose I/O per Bank					
Bank 0	10	14	14	19	20
Bank 1	12	14	14	20	20
Bank 2	11	14	14	20	20
Bank 3	12	14	14	20	20
Bank 4	0	0	0	0	0
Bank 5	0	0	0	0	0
Total General Purpose Single-Ended I/O	45	56	56	79	80
Differential I/O per Bank					
Bank 0	5	7	7	9	10
Bank 1	6	7	7	10	10
Bank 2	5	7	7	10	10
Bank 3	6	7	7	10	10
Bank 4	0	0	0	0	0
Bank 5	0	0	0	0	0
Total General Purpose Differential I/O	22	28	28	39	40
Dual Function I/O	27	29	29	29	29
High-Speed Differential Outputs (Bank 0)	0	0	0	0	0
High-Speed Differential Inputs (Bank 2)	0	0	0	0	0
DQS Groups (Bank 1)					
Bank 1	0	0	0	0	0
VCCIO Pins					
Bank 0	2	2	3	2	3
Bank 1	2	2	3	2	3
Bank 2	2	2	3	2	3
Bank 3	2	3	3	3	3
Bank 4	0	0	0	0	0
Bank 5	0	0	0	0	0
JTAG	5	5	5	5	5
VCC	2	2	4	2	4
VCCP	1	1	1	1	1
GND	8	8	10	8	10
NC	0	24	49	1	25
Total Count of Bonded Pins	64	76	83	99	107

	MachXO2-1200			MachXO2-2000				
	100-Pin TQFP	132-Ball csBGA	144-Pin TQFP	100-Pin TQFP	132-Ball csBGA	144-Pin TQFP	256-Ball caBGA	256-Ball ftBGA
General Purpose I/O per Bank								
Bank 0	19	26	28	19	26	28	51	51
Bank 1	21	26	26	21	26	28	52	52
Bank 2	20	28	28	20	28	28	52	52
Bank 3	20	25	26	6	7	8	16	16
Bank 4	0	0	0	6	8	10	16	16
Bank 5	0	0	0	8	10	10	20	20
Total General Purpose Single-Ended I/O	80	105	108	80	105	112	207	207
Differential I/O per Bank								
Bank 0	9	13	14	9	13	14	25	25
Bank 1	10	13	13	10	13	14	26	26
Bank 2	10	14	14	10	14	14	26	26
Bank 3	10	12	13	3	3	4	8	8
Bank 4	0	0	0	3	4	5	8	8
Bank 5	0	0	0	4	5	5	10	10
Total General Purpose Differential I/O	39	52	54	39	52	56	103	103
Dual Function I/O	31	33	33	31	33	33	33	33
High-Speed Differential Outputs (Bank 0)	4	7	7	4	8	9	14	14
High-Speed Differential Inputs (Bank 2)	10	14	14	10	14	14	26	26
DQS Groups (Bank 1)								
Bank 1	2	2	2	2	2	2	2	2
VCCIO Pins								
Bank 0	2	3	3	2	3	3	4	4
Bank 1	2	3	3	2	3	3	4	4
Bank 2	2	3	3	2	3	3	4	4
Bank 3	3	3	3	1	1	1	1	1
Bank 4	0	0	0	1	1	1	2	2
Bank 5	0	0	0	1	1	1	1	1
JTAG	5	5	5	5	5	5	5	5
VCC	2	4	4	2	4	4	8	8
VCCP	1	1	1	1	1	1	1	1
GND	8	10	12	8	10	12	24	24
NC	0	0	7	0	0	3	0	0
Total Count of Bonded Pins	100	132	137	100	132	141	256	256

	MachXO2-4000					
	132-Ball csBGA	144-Pin TQFP	256-Ball caBGA	256-Ball ftBGA	332-Ball caBGA	484-Ball ftBGA
General Purpose I/O per Bank						
Bank 0	26	28	51	51	69	71
Bank 1	26	29	52	52	68	68
Bank 2	28	29	52	52	70	72
Bank 3	7	9	16	16	24	24
Bank 4	8	10	16	16	16	16
Bank 5	10	10	20	20	28	28
Total General Purpose Single-Ended I/O	105	115	207	207	275	279
Differential I/O per Bank						
Bank 0	13	14	25	25	34	35
Bank 1	13	14	26	26	34	34
Bank 2	14	14	26	26	36	36
Bank 3	3	4	8	8	12	12
Bank 4	4	5	8	8	8	8
Bank 5	5	5	10	10	14	14
Total General Purpose Differential I/O	35	52	56	103	103	139
Dual Function I/O	37	37	37	37	37	37
High-Speed Differential Outputs (Bank 0)	8	9	18	18	18	18
High-Speed Differential Inputs (Bank 2)	14	14	26	26	35	36
DQS Groups (Bank 1)						
Bank 1	2	2	2	2	2	2
VCCIO Pins						
Bank 0	3	3	4	4	5	10
Bank 1	3	3	4	4	5	10
Bank 2	3	3	4	4	5	10
Bank 3	1	1	1	1	2	3
Bank 4	1	1	2	2	1	4
Bank 5	1	1	1	1	2	3
JTAG	5	5	5	5	5	5
VCC	4	4	8	8	8	12
VCCP	1	1	1	1	1	1
GND	10	12	24	24	24	48
NC	0	0	0	0	4	104
Total Count of Bonded Pins	132	144	256	256	328	380

	MachXO2-7000				
	144-Pin TQFP	256-Ball caBGA	256-Ball ftBGA	332-Ball caBGA	484-Ball ftBGA
General Purpose I/O per Bank					
Bank 0	28	51	51	69	83
Bank 1	29	52	52	70	84
Bank 2	29	52	52	70	84
Bank 3	9	16	16	24	28
Bank 4	10	16	16	16	24
Bank 5	10	20	20	30	32
Total General Purpose Single-Ended I/Os	115	207	207	279	335
Differential I/O per Bank					
Bank 0	14	25	25	34	41
Bank 1	14	26	26	35	42
Bank 2	14	26	26	35	42
Bank 3	4	8	8	12	14
Bank 4	5	8	8	8	12
Bank 5	5	10	10	15	16
Total General Purpose Differential I/O	56	103	103	139	167
Dual Function I/O	37	37	37	37	37
High-Speed Differential Outputs (Bank 0)	9	20	20	21	21
High-Speed Differential Inputs (Bank 2)	14	26	26	35	42
DQS Groups (Bank 1)					
Bank 1	2	2	2	2	2
VCCIO Pins					
Bank 0	3	4	4	5	10
Bank 1	3	4	4	5	10
Bank 2	3	4	4	5	10
Bank 3	1	1	1	2	3
Bank 4	1	2	2	1	4
Bank 5	1	1	1	2	3
JTAG	5	5	5	5	5
VCC	4	8	8	8	12
VCCP	1	1	1	1	1
GND	12	24	24	24	48
NC	0	0	0	0	48
Total Count of Bonded Pins	144	256	256	332	436

For Further Information

For further information regarding logic signal connections for various packages please refer to the MachXO2 Device Pinout Files.

Thermal Management

Thermal management is recommended as part of any sound FPGA design methodology. To assess the thermal characteristics of a system, Lattice specifies a maximum allowable junction temperature in all device data sheets. Users must complete a thermal analysis of their specific design to ensure that the device and package do not exceed the junction temperature limits. Refer to the Thermal Management document to find the device/package specific thermal values.

For Further Information

For further information regarding Thermal Management, refer to the following:

- [Thermal Management](#) document
- TN1198, [Power Estimation and Management for MachXO2 Devices](#)
- Power Calculator tool included with the Lattice design tools, or as a standalone download from www.latticesemi.com/software

MachXO2 Part Number Description

LCMXO2 – XXXXX X X – X XXXXXX X XX

Device Family

MachXO2 PLD

Logic Capacity

- 256 = 256 LUTs
- 640 = 640 LUTs
- 1200 = 1280 LUTs
- 2000 = 2112 LUTs
- 4000 = 4320 LUTs
- 7000 = 6864 LUTs

Power/Performance

- Z = Low Power
- H = High Performance

Supply Voltage

- C = 2.5V/3.3V
- E = 1.2V

Speed

- 1 = Slowest
 - 2
 - 3 = Fastest
- } Low Power
-
- 4 = Slowest
 - 5
 - 6 = Fastest
- } High Performance

Device Status

- Blank = Production Device
- ES = Engineering Sample

Grade

- C = Commercial
- I = Industrial

Package

- TG100 = 100-Pin Halogen-Free TQFP
- TG144 = 144-Pin Halogen-Free TQFP
- UMG64 = 64-Ball Halogen-Free ucBGA (0.4 mm Pitch)
- MG132 = 132-Ball Halogen-Free csBGA (0.5 mm Pitch)
- BG256 = 256-Ball Halogen-Free caBGA (0.8 mm Pitch)
- FTG256 = 256-Ball Halogen-Free ftBGA (1.0 mm Pitch)
- BG332 = 332-Ball Halogen-Free caBGA
- FG484 = 484-Ball Halogen-Free fpBGA (1.0 mm Pitch)

Ordering Information

MachXO2 devices have top-side markings, for commercial and industrial grades, as shown below:



Note: Markings are abbreviated for small packages.

Contact your Lattice sales representative for the support of WLCSP packages.

Ultra Low Power Commercial Grade Devices, Halogen Free (RoHS) Packaging

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-256ZE-1TG100C	256	1.2V	-1	Halogen-Free TQFP	100	COM
LCMXO2-256ZE-2TG100C	256	1.2V	-2	Halogen-Free TQFP	100	COM
LCMXO2-256ZE-3TG100C	256	1.2V	-3	Halogen-Free TQFP	100	COM
LCMXO2-256ZE-1UMG64C	256	1.2V	-1	Halogen-Free ucBGA	64	COM
LCMXO2-256ZE-2UMG64C	256	1.2V	-2	Halogen-Free ucBGA	64	COM
LCMXO2-256ZE-3UMG64C	256	1.2V	-3	Halogen-Free ucBGA	64	COM
LCMXO2-256ZE-1MG132C	256	1.2V	-1	Halogen-Free csBGA	132	COM
LCMXO2-256ZE-2MG132C	256	1.2V	-2	Halogen-Free csBGA	132	COM
LCMXO2-256ZE-3MG132C	256	1.2V	-3	Halogen-Free csBGA	132	COM

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-640ZE-1TG100C	640	1.2V	-1	Halogen-Free TQFP	100	COM
LCMXO2-640ZE-2TG100C	640	1.2V	-2	Halogen-Free TQFP	100	COM
LCMXO2-640ZE-3TG100C	640	1.2V	-3	Halogen-Free TQFP	100	COM
LCMXO2-640ZE-1MG132C	640	1.2V	-1	Halogen-Free csBGA	132	COM
LCMXO2-640ZE-2MG132C	640	1.2V	-2	Halogen-Free csBGA	132	COM
LCMXO2-640ZE-3MG132C	640	1.2V	-3	Halogen-Free csBGA	132	COM

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-1200ZE-1TG100C	1280	1.2V	-1	Halogen-Free TQFP	100	COM
LCMXO2-1200ZE-2TG100C	1280	1.2V	-2	Halogen-Free TQFP	100	COM
LCMXO2-1200ZE-3TG100C	1280	1.2V	-3	Halogen-Free TQFP	100	COM
LCMXO2-1200ZE-1TG144C	1280	1.2V	-1	Halogen-Free TQFP	144	COM
LCMXO2-1200ZE-2TG144C	1280	1.2V	-2	Halogen-Free TQFP	144	COM
LCMXO2-1200ZE-3TG144C	1280	1.2V	-3	Halogen-Free TQFP	144	COM
LCMXO2-1200ZE-1MG132C	1280	1.2V	-1	Halogen-Free csBGA	132	COM
LCMXO2-1200ZE-2MG132C	1280	1.2V	-2	Halogen-Free csBGA	132	COM
LCMXO2-1200ZE-3MG132C	1280	1.2V	-3	Halogen-Free csBGA	132	COM

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-2000ZE-1TG100C	2112	1.2V	-1	Halogen-Free TQFP	100	COM
LCMXO2-2000ZE-2TG100C	2112	1.2V	-2	Halogen-Free TQFP	100	COM
LCMXO2-2000ZE-3TG100C	2112	1.2V	-3	Halogen-Free TQFP	100	COM
LCMXO2-2000ZE-1TG144C	2112	1.2V	-1	Halogen-Free TQFP	144	COM
LCMXO2-2000ZE-2TG144C	2112	1.2V	-2	Halogen-Free TQFP	144	COM
LCMXO2-2000ZE-3TG144C	2112	1.2V	-3	Halogen-Free TQFP	144	COM
LCMXO2-2000ZE-1MG132C	2112	1.2V	-1	Halogen-Free csBGA	132	COM
LCMXO2-2000ZE-2MG132C	2112	1.2V	-2	Halogen-Free csBGA	132	COM
LCMXO2-2000ZE-3MG132C	2112	1.2V	-3	Halogen-Free csBGA	132	COM

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-2000ZE-1BG256C	2112	1.2V	-1	Halogen-Free caBGA	256	COM
LCMXO2-2000ZE-2BG256C	2112	1.2V	-2	Halogen-Free caBGA	256	COM
LCMXO2-2000ZE-3BG256C	2112	1.2V	-3	Halogen-Free caBGA	256	COM
LCMXO2-2000ZE-1FTG256C	2112	1.2V	-1	Halogen-Free ftBGA	256	COM
LCMXO2-2000ZE-2FTG256C	2112	1.2V	-2	Halogen-Free ftBGA	256	COM
LCMXO2-2000ZE-3FTG256C	2112	1.2V	-3	Halogen-Free ftBGA	256	COM

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-4000ZE-1TG144C	4320	1.2V	-1	Halogen-Free TQFP	144	COM
LCMXO2-4000ZE-2TG144C	4320	1.2V	-2	Halogen-Free TQFP	144	COM
LCMXO2-4000ZE-3TG144C	4320	1.2V	-3	Halogen-Free TQFP	144	COM
LCMXO2-4000ZE-1MG132C	4320	1.2V	-1	Halogen-Free csBGA	132	COM
LCMXO2-4000ZE-2MG132C	4320	1.2V	-2	Halogen-Free csBGA	132	COM
LCMXO2-4000ZE-3MG132C	4320	1.2V	-3	Halogen-Free csBGA	132	COM
LCMXO2-4000ZE-1BG256C	4320	1.2V	-1	Halogen-Free caBGA	256	COM
LCMXO2-4000ZE-2BG256C	4320	1.2V	-2	Halogen-Free caBGA	256	COM
LCMXO2-4000ZE-3BG256C	4320	1.2V	-3	Halogen-Free caBGA	256	COM
LCMXO2-4000ZE-1FTG256C	4320	1.2V	-1	Halogen-Free ftBGA	256	COM
LCMXO2-4000ZE-2FTG256C	4320	1.2V	-2	Halogen-Free ftBGA	256	COM
LCMXO2-4000ZE-3FTG256C	4320	1.2V	-3	Halogen-Free ftBGA	256	COM
LCMXO2-4000ZE-1BG332C	4320	1.2V	-1	Halogen-Free caBGA	332	COM
LCMXO2-4000ZE-2BG332C	4320	1.2V	-2	Halogen-Free caBGA	332	COM
LCMXO2-4000ZE-3BG332C	4320	1.2V	-3	Halogen-Free caBGA	332	COM
LCMXO2-4000ZE-1FG484C	4320	1.2V	-1	Halogen-Free fpBGA	484	COM
LCMXO2-4000ZE-2FG484C	4320	1.2V	-2	Halogen-Free fpBGA	484	COM
LCMXO2-4000ZE-3FG484C	4320	1.2V	-3	Halogen-Free fpBGA	484	COM

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-7000ZE-1TG144C	6864	1.2V	-1	Halogen-Free TQFP	144	COM
LCMXO2-7000ZE-2TG144C	6864	1.2V	-2	Halogen-Free TQFP	144	COM
LCMXO2-7000ZE-3TG144C	6864	1.2V	-3	Halogen-Free TQFP	144	COM
LCMXO2-7000ZE-1BG256C	6864	1.2V	-1	Halogen-Free caBGA	256	COM
LCMXO2-7000ZE-2BG256C	6864	1.2V	-2	Halogen-Free caBGA	256	COM
LCMXO2-7000ZE-3BG256C	6864	1.2V	-3	Halogen-Free caBGA	256	COM
LCMXO2-7000ZE-1FTG256C	6864	1.2V	-1	Halogen-Free ftBGA	256	COM
LCMXO2-7000ZE-2FTG256C	6864	1.2V	-2	Halogen-Free ftBGA	256	COM
LCMXO2-7000ZE-3FTG256C	6864	1.2V	-3	Halogen-Free ftBGA	256	COM
LCMXO2-7000ZE-1BG332C	6864	1.2V	-1	Halogen-Free caBGA	332	COM
LCMXO2-7000ZE-2BG332C	6864	1.2V	-2	Halogen-Free caBGA	332	COM
LCMXO2-7000ZE-3BG332C	6864	1.2V	-3	Halogen-Free caBGA	332	COM
LCMXO2-7000ZE-1FG484C	6864	1.2V	-1	Halogen-Free fpBGA	484	COM

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-7000ZE-2FG484C	6864	1.2V	-2	Halogen-Free fpBGA	484	COM
LCMXO2-7000ZE-3FG484C	6864	1.2V	-3	Halogen-Free fpBGA	484	COM

High-Performance Commercial Grade Devices with Voltage Regulator, Halogen Free (RoHS) Packaging

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-256HC-4TG100C	256	2.5V/3.3V	-4	Halogen-Free TQFP	100	COM
LCMXO2-256HC-5TG100C	256	2.5V/3.3V	-5	Halogen-Free TQFP	100	COM
LCMXO2-256HC-6TG100C	256	2.5V/3.3V	-6	Halogen-Free TQFP	100	COM
LCMXO2-256HC-4UMG64C	256	2.5V/3.3V	-4	Halogen-Free ucBGA	64	COM
LCMXO2-256HC-5UMG64C	256	2.5V/3.3V	-5	Halogen-Free ucBGA	64	COM
LCMXO2-256HC-6UMG64C	256	2.5V/3.3V	-6	Halogen-Free ucBGA	64	COM
LCMXO2-256HC-4MG132C	256	2.5V/3.3V	-4	Halogen-Free csBGA	132	COM
LCMXO2-256HC-5MG132C	256	2.5V/3.3V	-5	Halogen-Free csBGA	132	COM
LCMXO2-256HC-6MG132C	256	2.5V/3.3V	-6	Halogen-Free csBGA	132	COM

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-640HC-4TG100C	640	2.5V/3.3V	-4	Halogen-Free TQFP	100	COM
LCMXO2-640HC-5TG100C	640	2.5V/3.3V	-5	Halogen-Free TQFP	100	COM
LCMXO2-640HC-6TG100C	640	2.5V/3.3V	-6	Halogen-Free TQFP	100	COM
LCMXO2-640HC-4MG132C	640	2.5V/3.3V	-4	Halogen-Free csBGA	132	COM
LCMXO2-640HC-5MG132C	640	2.5V/3.3V	-5	Halogen-Free csBGA	132	COM
LCMXO2-640HC-6MG132C	640	2.5V/3.3V	-6	Halogen-Free csBGA	132	COM

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-1200HC-4TG100C	1280	2.5V/3.3V	-4	Halogen-Free TQFP	100	COM
LCMXO2-1200HC-5TG100C	1280	2.5V/3.3V	-5	Halogen-Free TQFP	100	COM
LCMXO2-1200HC-6TG100C	1280	2.5V/3.3V	-6	Halogen-Free TQFP	100	COM
LCMXO2-1200HC-4TG144C	1280	2.5V/3.3V	-4	Halogen-Free TQFP	144	COM
LCMXO2-1200HC-5TG144C	1280	2.5V/3.3V	-5	Halogen-Free TQFP	144	COM
LCMXO2-1200HC-6TG144C	1280	2.5V/3.3V	-6	Halogen-Free TQFP	144	COM
LCMXO2-1200HC-4MG132C	1280	2.5V/3.3V	-4	Halogen-Free csBGA	132	COM
LCMXO2-1200HC-5MG132C	1280	2.5V/3.3V	-5	Halogen-Free csBGA	132	COM
LCMXO2-1200HC-6MG132C	1280	2.5V/3.3V	-6	Halogen-Free csBGA	132	COM

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-2000HC-4TG100C	2112	2.5V/3.3V	-4	Halogen-Free TQFP	100	COM
LCMXO2-2000HC-5TG100C	2112	2.5V/3.3V	-5	Halogen-Free TQFP	100	COM
LCMXO2-2000HC-6TG100C	2112	2.5V/3.3V	-6	Halogen-Free TQFP	100	COM
LCMXO2-2000HC-4TG144C	2112	2.5V/3.3V	-4	Halogen-Free TQFP	144	COM

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-2000HC-5TG144C	2112	2.5V/3.3V	-5	Halogen-Free TQFP	144	COM
LCMXO2-2000HC-6TG144C	2112	2.5V/3.3V	-6	Halogen-Free TQFP	144	COM
LCMXO2-2000HC-4MG132C	2112	2.5V/3.3V	-4	Halogen-Free csBGA	132	COM
LCMXO2-2000HC-5MG132C	2112	2.5V/3.3V	-5	Halogen-Free csBGA	132	COM
LCMXO2-2000HC-6MG132C	2112	2.5V/3.3V	-6	Halogen-Free csBGA	132	COM
LCMXO2-2000HC-4BG256C	2112	2.5V/3.3V	-4	Halogen-Free caBGA	256	COM
LCMXO2-2000HC-5BG256C	2112	2.5V/3.3V	-5	Halogen-Free caBGA	256	COM
LCMXO2-2000HC-6BG256C	2112	2.5V/3.3V	-6	Halogen-Free caBGA	256	COM
LCMXO2-2000HC-4FTG256C	2112	2.5V/3.3V	-4	Halogen-Free ftBGA	256	COM
LCMXO2-2000HC-5FTG256C	2112	2.5V/3.3V	-5	Halogen-Free ftBGA	256	COM
LCMXO2-2000HC-6FTG256C	2112	2.5V/3.3V	-6	Halogen-Free ftBGA	256	COM

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-4000HC-4TG144C	4320	2.5V/3.3V	-4	Halogen-Free TQFP	144	COM
LCMXO2-4000HC-5TG144C	4320	2.5V/3.3V	-5	Halogen-Free TQFP	144	COM
LCMXO2-4000HC-6TG144C	4320	2.5V/3.3V	-6	Halogen-Free TQFP	144	COM
LCMXO2-4000HC-4MG132C	4320	2.5V/3.3V	-4	Halogen-Free csBGA	132	COM
LCMXO2-4000HC-5MG132C	4320	2.5V/3.3V	-5	Halogen-Free csBGA	132	COM
LCMXO2-4000HC-6MG132C	4320	2.5V/3.3V	-6	Halogen-Free csBGA	132	COM
LCMXO2-4000HC-4BG256C	4320	2.5V/3.3V	-4	Halogen-Free caBGA	256	COM
LCMXO2-4000HC-5BG256C	4320	2.5V/3.3V	-5	Halogen-Free caBGA	256	COM
LCMXO2-4000HC-6BG256C	4320	2.5V/3.3V	-6	Halogen-Free caBGA	256	COM
LCMXO2-4000HC-4FTG256C	4320	2.5V/3.3V	-4	Halogen-Free ftBGA	256	COM
LCMXO2-4000HC-5FTG256C	4320	2.5V/3.3V	-5	Halogen-Free ftBGA	256	COM
LCMXO2-4000HC-6FTG256C	4320	2.5V/3.3V	-6	Halogen-Free ftBGA	256	COM
LCMXO2-4000HC-4BG332C	4320	2.5V/3.3V	-4	Halogen-Free caBGA	332	COM
LCMXO2-4000HC-5BG332C	4320	2.5V/3.3V	-5	Halogen-Free caBGA	332	COM
LCMXO2-4000HC-6BG332C	4320	2.5V/3.3V	-6	Halogen-Free caBGA	332	COM
LCMXO2-4000HC-4FG484C	4320	2.5V/3.3V	-4	Halogen-Free fpBGA	484	COM
LCMXO2-4000HC-5FG484C	4320	2.5V/3.3V	-5	Halogen-Free fpBGA	484	COM
LCMXO2-4000HC-6FG484C	4320	2.5V/3.3V	-6	Halogen-Free fpBGA	484	COM

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-7000HC-4TG144C	6864	2.5V/3.3V	-4	Halogen-Free TQFP	144	COM
LCMXO2-7000HC-5TG144C	6864	2.5V/3.3V	-5	Halogen-Free TQFP	144	COM
LCMXO2-7000HC-6TG144C	6864	2.5V/3.3V	-6	Halogen-Free TQFP	144	COM
LCMXO2-7000HC-4BG256C	6864	2.5V/3.3V	-4	Halogen-Free caBGA	256	COM
LCMXO2-7000HC-5BG256C	6864	2.5V/3.3V	-5	Halogen-Free caBGA	256	COM
LCMXO2-7000HC-6BG256C	6864	2.5V/3.3V	-6	Halogen-Free caBGA	256	COM
LCMXO2-7000HC-4FTG256C	6864	2.5V/3.3V	-4	Halogen-Free ftBGA	256	COM
LCMXO2-7000HC-5FTG256C	6864	2.5V/3.3V	-5	Halogen-Free ftBGA	256	COM
LCMXO2-7000HC-6FTG256C	6864	2.5V/3.3V	-6	Halogen-Free ftBGA	256	COM
LCMXO2-7000HC-4BG332C	6864	2.5V/3.3V	-4	Halogen-Free caBGA	332	COM

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-7000HC-5BG332C	6864	2.5V/3.3V	-5	Halogen-Free caBGA	332	COM
LCMXO2-7000HC-6BG332C	6864	2.5V/3.3V	-6	Halogen-Free caBGA	332	COM
LCMXO2-7000HC-4FG484C	6864	2.5V/3.3V	-4	Halogen-Free fpBGA	484	COM
LCMXO2-7000HC-5FG484C	6864	2.5V/3.3V	-5	Halogen-Free fpBGA	484	COM
LCMXO2-7000HC-6FG484C	6864	2.5V/3.3V	-6	Halogen-Free fpBGA	484	COM

High-Performance Commercial Grade Devices without Voltage Regulator, Halogen Free (RoHS) Packaging

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-2000HE-4TG100C	2112	1.2V	-4	Halogen-Free TQFP	100	COM
LCMXO2-2000HE-5TG100C	2112	1.2V	-5	Halogen-Free TQFP	100	COM
LCMXO2-2000HE-6TG100C	2112	1.2V	-6	Halogen-Free TQFP	100	COM
LCMXO2-2000HE-4TG144C	2112	1.2V	-4	Halogen-Free TQFP	144	COM
LCMXO2-2000HE-5TG144C	2112	1.2V	-5	Halogen-Free TQFP	144	COM
LCMXO2-2000HE-6TG144C	2112	1.2V	-6	Halogen-Free TQFP	144	COM
LCMXO2-2000HE-4MG132C	2112	1.2V	-4	Halogen-Free csBGA	132	COM
LCMXO2-2000HE-5MG132C	2112	1.2V	-5	Halogen-Free csBGA	132	COM
LCMXO2-2000HE-6MG132C	2112	1.2V	-6	Halogen-Free csBGA	132	COM
LCMXO2-2000HE-4BG256C	2112	1.2V	-4	Halogen-Free caBGA	256	COM
LCMXO2-2000HE-5BG256C	2112	1.2V	-5	Halogen-Free caBGA	256	COM
LCMXO2-2000HE-6BG256C	2112	1.2V	-6	Halogen-Free caBGA	256	COM
LCMXO2-2000HE-4FTG256C	2112	1.2V	-4	Halogen-Free ftBGA	256	COM
LCMXO2-2000HE-5FTG256C	2112	1.2V	-5	Halogen-Free ftBGA	256	COM
LCMXO2-2000HE-6FTG256C	2112	1.2V	-6	Halogen-Free ftBGA	256	COM

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-4000HE-4TG144C	4320	1.2V	-4	Halogen-Free TQFP	144	COM
LCMXO2-4000HE-5TG144C	4320	1.2V	-5	Halogen-Free TQFP	144	COM
LCMXO2-4000HE-6TG144C	4320	1.2V	-6	Halogen-Free TQFP	144	COM
LCMXO2-4000HE-4MG132C	4320	1.2V	-4	Halogen-Free csBGA	132	COM
LCMXO2-4000HE-5MG132C	4320	1.2V	-5	Halogen-Free csBGA	132	COM
LCMXO2-4000HE-6MG132C	4320	1.2V	-6	Halogen-Free csBGA	132	COM
LCMXO2-4000HE-4BG256C	4320	1.2V	-4	Halogen-Free caBGA	256	COM
LCMXO2-4000HE-5BG256C	4320	1.2V	-5	Halogen-Free caBGA	256	COM
LCMXO2-4000HE-6BG256C	4320	1.2V	-6	Halogen-Free caBGA	256	COM
LCMXO2-4000HE-4FTG256C	4320	1.2V	-4	Halogen-Free ftBGA	256	COM
LCMXO2-4000HE-5FTG256C	4320	1.2V	-5	Halogen-Free ftBGA	256	COM
LCMXO2-4000HE-6FTG256C	4320	1.2V	-6	Halogen-Free ftBGA	256	COM
LCMXO2-4000HE-4BG332C	4320	1.2V	-4	Halogen-Free caBGA	332	COM
LCMXO2-4000HE-5BG332C	4320	1.2V	-5	Halogen-Free caBGA	332	COM
LCMXO2-4000HE-6BG332C	4320	1.2V	-6	Halogen-Free caBGA	332	COM
LCMXO2-4000HE-4FG484C	4320	1.2V	-4	Halogen-Free fpBGA	484	COM

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-4000HE-5FG484C	4320	1.2V	-5	Halogen-Free fpBGA	484	COM
LCMXO2-4000HE-6FG484C	4320	1.2V	-6	Halogen-Free fpBGA	484	COM

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-7000HE-4TG144C	6864	1.2V	-4	Halogen-Free TQFP	144	COM
LCMXO2-7000HE-5TG144C	6864	1.2V	-5	Halogen-Free TQFP	144	COM
LCMXO2-7000HE-6TG144C	6864	1.2V	-6	Halogen-Free TQFP	144	COM
LCMXO2-7000HE-4BG256C	6864	1.2V	-4	Halogen-Free caBGA	256	COM
LCMXO2-7000HE-5BG256C	6864	1.2V	-5	Halogen-Free caBGA	256	COM
LCMXO2-7000HE-6BG256C	6864	1.2V	-6	Halogen-Free caBGA	256	COM
LCMXO2-7000HE-4FTG256C	6864	1.2V	-4	Halogen-Free ftBGA	256	COM
LCMXO2-7000HE-5FTG256C	6864	1.2V	-5	Halogen-Free ftBGA	256	COM
LCMXO2-7000HE-6FTG256C	6864	1.2V	-6	Halogen-Free ftBGA	256	COM
LCMXO2-7000HE-4BG332C	6864	1.2V	-4	Halogen-Free caBGA	332	COM
LCMXO2-7000HE-5BG332C	6864	1.2V	-5	Halogen-Free caBGA	332	COM
LCMXO2-7000HE-6BG332C	6864	1.2V	-6	Halogen-Free caBGA	332	COM
LCMXO2-7000HE-4FG484C	6864	1.2V	-4	Halogen-Free fpBGA	484	COM
LCMXO2-7000HE-5FG484C	6864	1.2V	-5	Halogen-Free fpBGA	484	COM
LCMXO2-7000HE-6FG484C	6864	1.2V	-6	Halogen-Free fpBGA	484	COM

Ultra Low Power Industrial Grade Devices, Halogen Free (RoHS) Packaging

I

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-256ZE-1TG100I	256	1.2V	-1	Halogen-Free TQFP	100	IND
LCMXO2-256ZE-2TG100I	256	1.2V	-2	Halogen-Free TQFP	100	IND
LCMXO2-256ZE-3TG100I	256	1.2V	-3	Halogen-Free TQFP	100	IND
LCMXO2-256ZE-1UMG64I	256	1.2V	-1	Halogen-Free ucBGA	64	IND
LCMXO2-256ZE-2UMG64I	256	1.2V	-2	Halogen-Free ucBGA	64	IND
LCMXO2-256ZE-3UMG64I	256	1.2V	-3	Halogen-Free ucBGA	64	IND
LCMXO2-256ZE-1MG132I	256	1.2V	-1	Halogen-Free csBGA	132	IND
LCMXO2-256ZE-2MG132I	256	1.2V	-2	Halogen-Free csBGA	132	IND
LCMXO2-256ZE-3MG132I	256	1.2V	-3	Halogen-Free csBGA	132	IND

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-640ZE-1TG100I	640	1.2V	-1	Halogen-Free TQFP	100	IND
LCMXO2-640ZE-2TG100I	640	1.2V	-2	Halogen-Free TQFP	100	IND
LCMXO2-640ZE-3TG100I	640	1.2V	-3	Halogen-Free TQFP	100	IND
LCMXO2-640ZE-1MG132I	640	1.2V	-1	Halogen-Free csBGA	132	IND
LCMXO2-640ZE-2MG132I	640	1.2V	-2	Halogen-Free csBGA	132	IND
LCMXO2-640ZE-3MG132I	640	1.2V	-3	Halogen-Free csBGA	132	IND

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-1200ZE-1TG100I	1280	1.2V	-1	Halogen-Free TQFP	100	IND
LCMXO2-1200ZE-2TG100I	1280	1.2V	-2	Halogen-Free TQFP	100	IND
LCMXO2-1200ZE-3TG100I	1280	1.2V	-3	Halogen-Free TQFP	100	IND
LCMXO2-1200ZE-1TG144I	1280	1.2V	-1	Halogen-Free TQFP	144	IND
LCMXO2-1200ZE-2TG144I	1280	1.2V	-2	Halogen-Free TQFP	144	IND
LCMXO2-1200ZE-3TG144I	1280	1.2V	-3	Halogen-Free TQFP	144	IND
LCMXO2-1200ZE-1MG132I	1280	1.2V	-1	Halogen-Free csBGA	132	IND
LCMXO2-1200ZE-2MG132I	1280	1.2V	-2	Halogen-Free csBGA	132	IND
LCMXO2-1200ZE-3MG132I	1280	1.2V	-3	Halogen-Free csBGA	132	IND

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-2000ZE-1TG100I	2112	1.2V	-1	Halogen-Free TQFP	100	IND
LCMXO2-2000ZE-2TG100I	2112	1.2V	-2	Halogen-Free TQFP	100	IND
LCMXO2-2000ZE-3TG100I	2112	1.2V	-3	Halogen-Free TQFP	100	IND
LCMXO2-2000ZE-1TG144I	2112	1.2V	-1	Halogen-Free TQFP	144	IND
LCMXO2-2000ZE-2TG144I	2112	1.2V	-2	Halogen-Free TQFP	144	IND
LCMXO2-2000ZE-3TG144I	2112	1.2V	-3	Halogen-Free TQFP	144	IND
LCMXO2-2000ZE-1MG132I	2112	1.2V	-1	Halogen-Free csBGA	132	IND
LCMXO2-2000ZE-2MG132I	2112	1.2V	-2	Halogen-Free csBGA	132	IND
LCMXO2-2000ZE-3MG132I	2112	1.2V	-3	Halogen-Free csBGA	132	IND
LCMXO2-2000ZE-1BG256I	2112	1.2V	-1	Halogen-Free caBGA	256	IND
LCMXO2-2000ZE-2BG256I	2112	1.2V	-2	Halogen-Free caBGA	256	IND
LCMXO2-2000ZE-3BG256I	2112	1.2V	-3	Halogen-Free caBGA	256	IND
LCMXO2-2000ZE-1FTG256I	2112	1.2V	-1	Halogen-Free ftBGA	256	IND
LCMXO2-2000ZE-2FTG256I	2112	1.2V	-2	Halogen-Free ftBGA	256	IND
LCMXO2-2000ZE-3FTG256I	2112	1.2V	-3	Halogen-Free ftBGA	256	IND

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-4000ZE-1TG144I	4320	1.2V	-1	Halogen-Free TQFP	144	IND
LCMXO2-4000ZE-2TG144I	4320	1.2V	-2	Halogen-Free TQFP	144	IND
LCMXO2-4000ZE-3TG144I	4320	1.2V	-3	Halogen-Free TQFP	144	IND
LCMXO2-4000ZE-1MG132I	4320	1.2V	-1	Halogen-Free csBGA	132	IND
LCMXO2-4000ZE-2MG132I	4320	1.2V	-2	Halogen-Free csBGA	132	IND
LCMXO2-4000ZE-3MG132I	4320	1.2V	-3	Halogen-Free csBGA	132	IND
LCMXO2-4000ZE-1BG256I	4320	1.2V	-1	Halogen-Free caBGA	256	IND
LCMXO2-4000ZE-2BG256I	4320	1.2V	-2	Halogen-Free caBGA	256	IND
LCMXO2-4000ZE-3BG256I	4320	1.2V	-3	Halogen-Free caBGA	256	IND
LCMXO2-4000ZE-1FTG256I	4320	1.2V	-1	Halogen-Free ftBGA	256	IND
LCMXO2-4000ZE-2FTG256I	4320	1.2V	-2	Halogen-Free ftBGA	256	IND
LCMXO2-4000ZE-3FTG256I	4320	1.2V	-3	Halogen-Free ftBGA	256	IND
LCMXO2-4000ZE-1BG332I	4320	1.2V	-1	Halogen-Free caBGA	332	IND

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-4000ZE-2BG332I	4320	1.2V	-2	Halogen-Free caBGA	332	IND
LCMXO2-4000ZE-3BG332I	4320	1.2V	-3	Halogen-Free caBGA	332	IND
LCMXO2-4000ZE-1FG484I	4320	1.2V	-1	Halogen-Free fpBGA	484	IND
LCMXO2-4000ZE-2FG484I	4320	1.2V	-2	Halogen-Free fpBGA	484	IND
LCMXO2-4000ZE-3FG484I	4320	1.2V	-3	Halogen-Free fpBGA	484	IND

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-7000ZE-1TG144I	6864	1.2V	-1	Halogen-Free TQFP	144	IND
LCMXO2-7000ZE-2TG144I	6864	1.2V	-2	Halogen-Free TQFP	144	IND
LCMXO2-7000ZE-3TG144I	6864	1.2V	-3	Halogen-Free TQFP	144	IND
LCMXO2-7000ZE-1BG256I	6864	1.2V	-1	Halogen-Free caBGA	256	IND
LCMXO2-7000ZE-2BG256I	6864	1.2V	-2	Halogen-Free caBGA	256	IND
LCMXO2-7000ZE-3BG256I	6864	1.2V	-3	Halogen-Free caBGA	256	IND
LCMXO2-7000ZE-1FTG256I	6864	1.2V	-1	Halogen-Free ftBGA	256	IND
LCMXO2-7000ZE-2FTG256I	6864	1.2V	-2	Halogen-Free ftBGA	256	IND
LCMXO2-7000ZE-3FTG256I	6864	1.2V	-3	Halogen-Free ftBGA	256	IND
LCMXO2-7000ZE-1BG332I	6864	1.2V	-1	Halogen-Free caBGA	332	IND
LCMXO2-7000ZE-2BG332I	6864	1.2V	-2	Halogen-Free caBGA	332	IND
LCMXO2-7000ZE-3BG332I	6864	1.2V	-3	Halogen-Free caBGA	332	IND
LCMXO2-7000ZE-1FG484I	6864	1.2V	-1	Halogen-Free fpBGA	484	IND
LCMXO2-7000ZE-2FG484I	6864	1.2V	-2	Halogen-Free fpBGA	484	IND
LCMXO2-7000ZE-3FG484I	6864	1.2V	-3	Halogen-Free fpBGA	484	IND

High-Performance Industrial Grade Devices with Voltage Regulator, Halogen Free (RoHS) Packaging

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-256HC-4TG100I	256	2.5V/3.3V	-4	Halogen-Free TQFP	100	IND
LCMXO2-256HC-5TG100I	256	2.5V/3.3V	-5	Halogen-Free TQFP	100	IND
LCMXO2-256HC-6TG100I	256	2.5V/3.3V	-6	Halogen-Free TQFP	100	IND
LCMXO2-256HC-4UMG64I	256	2.5V/3.3V	-4	Halogen-Free ucBGA	64	IND
LCMXO2-256HC-5UMG64I	256	2.5V/3.3V	-5	Halogen-Free ucBGA	64	IND
LCMXO2-256HC-6UMG64I	256	2.5V/3.3V	-6	Halogen-Free ucBGA	64	IND
LCMXO2-256HC-4MG132I	256	2.5V/3.3V	-4	Halogen-Free csBGA	132	IND
LCMXO2-256HC-5MG132I	256	2.5V/3.3V	-5	Halogen-Free csBGA	132	IND
LCMXO2-256HC-6MG132I	256	2.5V/3.3V	-6	Halogen-Free csBGA	132	IND

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-640HC-4TG100I	640	2.5V/3.3V	-4	Halogen-Free TQFP	100	IND
LCMXO2-640HC-5TG100I	640	2.5V/3.3V	-5	Halogen-Free TQFP	100	IND
LCMXO2-640HC-6TG100I	640	2.5V/3.3V	-6	Halogen-Free TQFP	100	IND
LCMXO2-640HC-4MG132I	640	2.5V/3.3V	-4	Halogen-Free csBGA	132	IND

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-640HC-5MG132I	640	2.5V/3.3V	-5	Halogen-Free csBGA	132	IND
LCMXO2-640HC-6MG132I	640	2.5V/3.3V	-6	Halogen-Free csBGA	132	IND

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-1200HC-4TG100I	1280	2.5V/3.3V	-4	Halogen-Free TQFP	100	IND
LCMXO2-1200HC-5TG100I	1280	2.5V/3.3V	-5	Halogen-Free TQFP	100	IND
LCMXO2-1200HC-6TG100I	1280	2.5V/3.3V	-6	Halogen-Free TQFP	100	IND
LCMXO2-1200HC-4TG144I	1280	2.5V/3.3V	-4	Halogen-Free TQFP	144	IND
LCMXO2-1200HC-5TG144I	1280	2.5V/3.3V	-5	Halogen-Free TQFP	144	IND
LCMXO2-1200HC-6TG144I	1280	2.5V/3.3V	-6	Halogen-Free TQFP	144	IND
LCMXO2-1200HC-4MG132I	1280	2.5V/3.3V	-4	Halogen-Free csBGA	132	IND
LCMXO2-1200HC-5MG132I	1280	2.5V/3.3V	-5	Halogen-Free csBGA	132	IND
LCMXO2-1200HC-6MG132I	1280	2.5V/3.3V	-6	Halogen-Free csBGA	132	IND

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-2000HC-4TG100I	2112	2.5V/3.3V	-4	Halogen-Free TQFP	100	IND
LCMXO2-2000HC-5TG100I	2112	2.5V/3.3V	-5	Halogen-Free TQFP	100	IND
LCMXO2-2000HC-6TG100I	2112	2.5V/3.3V	-6	Halogen-Free TQFP	100	IND
LCMXO2-2000HC-4TG144I	2112	2.5V/3.3V	-4	Halogen-Free TQFP	144	IND
LCMXO2-2000HC-5TG144I	2112	2.5V/3.3V	-5	Halogen-Free TQFP	144	IND
LCMXO2-2000HC-6TG144I	2112	2.5V/3.3V	-6	Halogen-Free TQFP	144	IND
LCMXO2-2000HC-4MG132I	2112	2.5V/3.3V	-4	Halogen-Free csBGA	132	IND
LCMXO2-2000HC-5MG132I	2112	2.5V/3.3V	-5	Halogen-Free csBGA	132	IND
LCMXO2-2000HC-6MG132I	2112	2.5V/3.3V	-6	Halogen-Free csBGA	132	IND
LCMXO2-2000HC-4BG256I	2112	2.5V/3.3V	-4	Halogen-Free caBGA	256	IND
LCMXO2-2000HC-5BG256I	2112	2.5V/3.3V	-5	Halogen-Free caBGA	256	IND
LCMXO2-2000HC-6BG256I	2112	2.5V/3.3V	-6	Halogen-Free caBGA	256	IND
LCMXO2-2000HC-4FTG256I	2112	2.5V/3.3V	-4	Halogen-Free ftBGA	256	IND
LCMXO2-2000HC-5FTG256I	2112	2.5V/3.3V	-5	Halogen-Free ftBGA	256	IND
LCMXO2-2000HC-6FTG256I	2112	2.5V/3.3V	-6	Halogen-Free ftBGA	256	IND

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-4000HC-4TG144I	4320	2.5V/3.3V	-4	Halogen-Free TQFP	144	IND
LCMXO2-4000HC-5TG144I	4320	2.5V/3.3V	-5	Halogen-Free TQFP	144	IND
LCMXO2-4000HC-6TG144I	4320	2.5V/3.3V	-6	Halogen-Free TQFP	144	IND
LCMXO2-4000HC-4MG132I	4320	2.5V/3.3V	-4	Halogen-Free csBGA	132	IND
LCMXO2-4000HC-5MG132I	4320	2.5V/3.3V	-5	Halogen-Free csBGA	132	IND
LCMXO2-4000HC-6MG132I	4320	2.5V/3.3V	-6	Halogen-Free csBGA	132	IND
LCMXO2-4000HC-4BG256I	4320	2.5V/3.3V	-4	Halogen-Free caBGA	256	IND
LCMXO2-4000HC-5BG256I	4320	2.5V/3.3V	-5	Halogen-Free caBGA	256	IND
LCMXO2-4000HC-6BG256I	4320	2.5V/3.3V	-6	Halogen-Free caBGA	256	IND

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-4000HC-4FTG256I	4320	2.5V/3.3V	-4	Halogen-Free ftBGA	256	IND
LCMXO2-4000HC-5FTG256I	4320	2.5V/3.3V	-5	Halogen-Free ftBGA	256	IND
LCMXO2-4000HC-6FTG256I	4320	2.5V/3.3V	-6	Halogen-Free ftBGA	256	IND
LCMXO2-4000HC-4BG332I	4320	2.5V/3.3V	-4	Halogen-Free caBGA	332	IND
LCMXO2-4000HC-5BG332I	4320	2.5V/3.3V	-5	Halogen-Free caBGA	332	IND
LCMXO2-4000HC-6BG332I	4320	2.5V/3.3V	-6	Halogen-Free caBGA	332	IND
LCMXO2-4000HC-4FG484I	4320	2.5V/3.3V	-4	Halogen-Free fpBGA	484	IND
LCMXO2-4000HC-5FG484I	4320	2.5V/3.3V	-5	Halogen-Free fpBGA	484	IND
LCMXO2-4000HC-6FG484I	4320	2.5V/3.3V	-6	Halogen-Free fpBGA	484	IND

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-7000HC-4TG144I	6864	2.5V/3.3V	-4	Halogen-Free TQFP	144	IND
LCMXO2-7000HC-5TG144I	6864	2.5V/3.3V	-5	Halogen-Free TQFP	144	IND
LCMXO2-7000HC-6TG144I	6864	2.5V/3.3V	-6	Halogen-Free TQFP	144	IND
LCMXO2-7000HC-4BG256I	6864	2.5V/3.3V	-4	Halogen-Free caBGA	256	IND
LCMXO2-7000HC-5BG256I	6864	2.5V/3.3V	-5	Halogen-Free caBGA	256	IND
LCMXO2-7000HC-6BG256I	6864	2.5V/3.3V	-6	Halogen-Free caBGA	256	IND
LCMXO2-7000HC-4FTG256I	6864	2.5V/3.3V	-4	Halogen-Free ftBGA	256	IND
LCMXO2-7000HC-5FTG256I	6864	2.5V/3.3V	-5	Halogen-Free ftBGA	256	IND
LCMXO2-7000HC-6FTG256I	6864	2.5V/3.3V	-6	Halogen-Free ftBGA	256	IND
LCMXO2-7000HC-4BG332I	6864	2.5V/3.3V	-4	Halogen-Free caBGA	332	IND
LCMXO2-7000HC-5BG332I	6864	2.5V/3.3V	-5	Halogen-Free caBGA	332	IND
LCMXO2-7000HC-6BG332I	6864	2.5V/3.3V	-6	Halogen-Free caBGA	332	IND
LCMXO2-7000HC-4FG484I	6864	2.5V/3.3V	-4	Halogen-Free fpBGA	484	IND
LCMXO2-7000HC-5FG484I	6864	2.5V/3.3V	-5	Halogen-Free fpBGA	484	IND
LCMXO2-7000HC-6FG484I	6864	2.5V/3.3V	-6	Halogen-Free fpBGA	484	IND

High Performance Industrial Grade Devices without Voltage Regulator, Halogen Free (RoHS) Packaging

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-2000HE-4TG100I	2112	1.2V	-4	Halogen-Free TQFP	100	IND
LCMXO2-2000HE-5TG100I	2112	1.2V	-5	Halogen-Free TQFP	100	IND
LCMXO2-2000HE-6TG100I	2112	1.2V	-6	Halogen-Free TQFP	100	IND
LCMXO2-2000HE-4TG144I	2112	1.2V	-4	Halogen-Free TQFP	144	IND
LCMXO2-2000HE-5TG144I	2112	1.2V	-5	Halogen-Free TQFP	144	IND
LCMXO2-2000HE-6TG144I	2112	1.2V	-6	Halogen-Free TQFP	144	IND
LCMXO2-2000HE-4MG132I	2112	1.2V	-4	Halogen-Free csBGA	132	IND
LCMXO2-2000HE-5MG132I	2112	1.2V	-5	Halogen-Free csBGA	132	IND
LCMXO2-2000HE-6MG132I	2112	1.2V	-6	Halogen-Free csBGA	132	IND
LCMXO2-2000HE-4BG256I	2112	1.2V	-4	Halogen-Free caBGA	256	IND
LCMXO2-2000HE-5BG256I	2112	1.2V	-5	Halogen-Free caBGA	256	IND
LCMXO2-2000HE-6BG256I	2112	1.2V	-6	Halogen-Free caBGA	256	IND

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-2000HE-4FTG256I	2112	1.2V	-4	Halogen-Free ftBGA	256	IND
LCMXO2-2000HE-5FTG256I	2112	1.2V	-5	Halogen-Free ftBGA	256	IND
LCMXO2-2000HE-6FTG256I	2112	1.2V	-6	Halogen-Free ftBGA	256	IND

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-4000HE-4TG144I	4320	1.2V	-4	Halogen-Free TQFP	144	IND
LCMXO2-4000HE-5TG144I	4320	1.2V	-5	Halogen-Free TQFP	144	IND
LCMXO2-4000HE-6TG144I	4320	1.2V	-6	Halogen-Free TQFP	144	IND
LCMXO2-4000HE-4MG132I	4320	1.2V	-4	Halogen-Free csBGA	132	IND
LCMXO2-4000HE-5MG132I	4320	1.2V	-5	Halogen-Free csBGA	132	IND
LCMXO2-4000HE-6MG132I	4320	1.2V	-6	Halogen-Free csBGA	132	IND
LCMXO2-4000HE-4BG256I	4320	1.2V	-4	Halogen-Free caBGA	256	IND
LCMXO2-4000HE-5BG256I	4320	1.2V	-5	Halogen-Free caBGA	256	IND
LCMXO2-4000HE-6BG256I	4320	1.2V	-6	Halogen-Free caBGA	256	IND
LCMXO2-4000HE-4FTG256I	4320	1.2V	-4	Halogen-Free ftBGA	256	IND
LCMXO2-4000HE-5FTG256I	4320	1.2V	-5	Halogen-Free ftBGA	256	IND
LCMXO2-4000HE-6FTG256I	4320	1.2V	-6	Halogen-Free ftBGA	256	IND
LCMXO2-4000HE-4BG332I	4320	1.2V	-4	Halogen-Free caBGA	332	IND
LCMXO2-4000HE-5BG332I	4320	1.2V	-5	Halogen-Free caBGA	332	IND
LCMXO2-4000HE-6BG332I	4320	1.2V	-6	Halogen-Free caBGA	332	IND
LCMXO2-4000HE-4FG484I	4320	1.2V	-4	Halogen-Free fpBGA	484	IND
LCMXO2-4000HE-5FG484I	4320	1.2V	-5	Halogen-Free fpBGA	484	IND
LCMXO2-4000HE-6FG484I	4320	1.2V	-6	Halogen-Free fpBGA	484	IND

Part Number	LUTs	Supply Voltage	Grade	Package	Pins	Temp.
LCMXO2-7000HE-4TG144I	6864	1.2V	-4	Halogen-Free TQFP	144	IND
LCMXO2-7000HE-5TG144I	6864	1.2V	-5	Halogen-Free TQFP	144	IND
LCMXO2-7000HE-6TG144I	6864	1.2V	-6	Halogen-Free TQFP	144	IND
LCMXO2-7000HE-4BG256I	6864	1.2V	-4	Halogen-Free caBGA	256	IND
LCMXO2-7000HE-5BG256I	6864	1.2V	-5	Halogen-Free caBGA	256	IND
LCMXO2-7000HE-6BG256I	6864	1.2V	-6	Halogen-Free caBGA	256	IND
LCMXO2-7000HE-4FTG256I	6864	1.2V	-4	Halogen-Free ftBGA	256	IND
LCMXO2-7000HE-5FTG256I	6864	1.2V	-5	Halogen-Free ftBGA	256	IND
LCMXO2-7000HE-6FTG256I	6864	1.2V	-6	Halogen-Free ftBGA	256	IND
LCMXO2-7000HE-4BG332I	6864	1.2V	-4	Halogen-Free caBGA	332	IND
LCMXO2-7000HE-5BG332I	6864	1.2V	-5	Halogen-Free caBGA	332	IND
LCMXO2-7000HE-6BG332I	6864	1.2V	-6	Halogen-Free caBGA	332	IND
LCMXO2-7000HE-4FG484I	6864	1.2V	-4	Halogen-Free fpBGA	484	IND
LCMXO2-7000HE-5FG484I	6864	1.2V	-5	Halogen-Free fpBGA	484	IND
LCMXO2-7000HE-6FG484I	6864	1.2V	-6	Halogen-Free fpBGA	484	IND

For Further Information

A variety of technical notes for the MachXO2 family are available on the Lattice web site.

- TN1198, [Power Estimation and Management for MachXO2 Devices](#)
 - TN1199, [MachXO2 sysCLOCK PLL Design and Usage Guide](#)
 - TN1200, [MachXO2 Density Migration](#)
 - TN1201, [Memory Usage Guide for MachXO2 Devices](#)
 - TN1202, [MachXO2 sysIO Usage Guide](#)
 - TN1203, [Implementing High-Speed Interfaces with MachXO2 Devices](#)
 - TN1204, [MachXO2 Programming and Configuration Usage Guide](#)
 - TN1205, [Using User Flash Memory and Hardened Control Functions in MachXO2 Devices](#)
 - TN1206, [MachXO2 SED Usage Guide](#)
 - TN1207, [Using TraceID in MachXO2 Devices](#)
 - TN1074, [PCB Layout Recommendations for BGA Packages](#)
 - TN1087, [Minimizing System Interruption During Configuration Using TransFR Technology](#)
 - AN8066, [Boundary Scan Testability with Lattice sysIO Capability](#)
-
- MachXO2 Device Pinout Files
 - [Thermal Management](#) document
 - Lattice design tools
 - Stand-alone Power Calculator for MachXO2 Devices

For further information on interface standards, refer to the following web sites:

- JEDEC Standards (LVTTTL, LVCMOS, LVDS, DDR, DDR2, LPDDR): www.jedec.org
- PCI: www.pcisig.com

Date	Version	Section	Change Summary
November 2010	01.0	—	Initial release.