

**HM621400 Series**

Preliminary

4,194,304-Word x 1-Bit High Speed CMOS Static RAM


T-46-23-05

**■ FEATURES**


- High Speed:  
Fast access time 25/30/35/45 ns(max.) (P-version)  
30/35/45 ns(max.) (LP-version)
- Single 5V supply
- Completely static memory  
No clock or timing strobe required
- Equal access and cycle times
- TTL compatible: All inputs and outputs
- Thin plastic package for high density mounting

**■ ORDERING INFORMATION**

Type No.	Access Time	Package
HM621400JP-25	25 ns	400-mil, 32 pin SOJ (CP-32D)
HM621400JP-30	30 ns	
HM621400JP-35	35 ns	
HM621400JP-45	45 ns	
HM621400JLP-30	30 ns	32-pin TSOP (II)
HM621400JLP-35	35 ns	
HM621400JLP-45	45 ns	
HM621400P-25	25 ns	
HM621400P-30	30 ns	
HM621400P-35	35 ns	
HM621400P-45	45 ns	
HM621400LP-30	30 ns	
HM621400LP-35	35 ns	
HM621400LP-45	45 ns	

**■ PIN ARRANGEMENT**

HM621400 Series



(Top View)


**■ PIN DESCRIPTION**

Pin Name	Function
A0-A21	Address Input
DIN	Data Input
DOUT	Data Output
$\overline{CS}$	Chip Select
$\overline{WE}$	Write Enable
$\overline{OE}$	Output Enable
VCC	Power Supply
VSS	Ground
NC	No Connection



■ BLOCK DIAGRAM

T-46-23-05



■ FUNCTION TABLE

CS	OE	WE	Mode	VCC Current	Dout Pin	Ref. Cycle
H	X	X	Deselect	ISB, ISB1	High-Z	—
L	L	H	Read	ICC	Dout	Read Cycle 1, 2, 3
L	H	L	Write	ICC	Din	Write Cycle 1
L	L	L	Write	ICC	Din	Write Cycle 2

Note: X: H or L

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Voltage on any Pin Relative to VSS	VT	-0.5*1 to +7.0	V
Power Dissipation	PT	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	Tstg	-55 to +125	°C
Storage Temperature Under Bias	Tbias	-10 to +85	°C

Note 1. VT min. = -2.0V for pulse width ≤ 10 ns

■ RECOMMENDED DC OPERATING CONDITIONS (Ta = 0 to +70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	VCC	4.5	5.0	5.5	V
	VSS	0	0	0	V
Input High Voltage	VIH	2.2	—	6.0	V
Input Low Voltage	VIL	-0.5*1	—	0.8	V

Note 1. VIL min. = -2.0V for pulse width ≤ 10ns.



■ DC CHARACTERISTICS (T<sub>a</sub> = 0 to +70°C, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> = 0V)

T-46-23-05

Item	Symbol	HM621400P					HM621400LP				
		Min	Typ	Max	Unit	Test Conditions	Min	Typ	Max	Unit	Test Conditions
Input Leakage Current	I <sub>LI</sub>	—	—	2.0	μA	V <sub>CC</sub> = Max. V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>	—	—	2.0	μA	V <sub>CC</sub> = Max. V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Output Leakage Current	I <sub>LO</sub>	—	—	2.0	μA	$\overline{CS} = V_{IH}$ V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>	—	—	2.0	μA	$\overline{CS} = V_{IH}$ V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Operating V <sub>CC</sub> Current	I <sub>CC</sub>	—	—	150	mA	$\overline{CS} = V_{IL}$ , I <sub>I/O</sub> = 0 mA Cycle = 25 ns	—	—	140	mA	$\overline{CS} = V_{IL}$ , I <sub>I/O</sub> = 0 mA Cycle = 30 ns
Standby V <sub>CC</sub> Current	ISB	—	—	60	mA	$\overline{CS} = V_{IH}$ , Cycle = 25 ns	—	—	5	mA	$\overline{CS} = V_{IH}$ , Cycle = 30 ns
	ISB1	—	—	10	mA	$\overline{CS} \geq V_{CC} - 0.2V$ 0V ≤ V <sub>in</sub> ≤ 0.2V or V <sub>in</sub> ≥ V <sub>CC</sub> - 0.2V	—	—	0.1	mA	$\overline{CS} \geq V_{CC} - 0.2V$ 0V ≤ V <sub>in</sub> ≤ 0.2V or V <sub>in</sub> ≥ V <sub>CC</sub> - 0.2V
Output Voltage	V <sub>OL</sub>	—	—	0.4	V	I <sub>OL</sub> = 8 mA	—	—	0.4	V	I <sub>OL</sub> = 8 mA
	V <sub>OH</sub>	2.4	—	—	V	I <sub>OH</sub> = -4 mA	2.4	—	—	V	I <sub>OH</sub> = -4 mA

■ CAPACITANCE (T<sub>a</sub> = 25°C, f = 1 MHz)


Item	Symbol	Typ	Max	Unit	Test Conditions
Input Capacitance	C <sub>in</sub>	—	5	pF	V <sub>IN</sub> = 0V
Input/Output Capacitance	C <sub>I/O</sub>	—	10	pF	V <sub>I/O</sub> = 0V

Note 1. This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS (T<sub>a</sub> = 0 to +70°C, V<sub>CC</sub> 5V ± 10%, unless otherwise noted.)

Test Conditions

- Input pulse levels: V<sub>SS</sub> to 3.0V
- Input rise and fall times: 4ns
- Input and Output timing reference levels: Input 1.5V  
Output 1.5V
- Output load: See Figures



Note: \* Including scope & jig.


■ READ CYCLE

Item	Symbol	HM621400-25P		HM621400-30P/LP		HM621400-35P/LP		HM621400-45P/LP		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t <sub>RC</sub>	25	—	30	—	35	—	45	—	ns
Address Access Time	t <sub>AA</sub>	—	25	—	30	—	35	—	45	ns
Chip Select Access Time	t <sub>ACS</sub>	—	25	—	30	—	35	—	45	ns
Chip Selection to Output in Low-Z	t <sub>CLZ</sub> *1	5	—	5	—	5	—	10	—	ns
Output Enable to Output Valid	t <sub>OE</sub>	—	10	—	13	—	15	—	20	ns
Output Enable to Output in Low-Z	t <sub>OLZ</sub> *1	0	—	0	—	0	—	0	—	ns
Chip Deselection to Output in High-Z	t <sub>CHZ</sub> *1	0	10	0	10	0	15	0	15	ns
Chip Disable to Output in High-Z	t <sub>OHZ</sub> *1	0	10	0	10	0	15	0	15	ns
Output Hold from Address Change	t <sub>OH</sub>	5	—	5	—	5	—	5	—	ns
Chip Selection to Power Up Time	t <sub>PU</sub>	0	—	0	—	0	—	0	—	ns
Chip Deselection to Power Down Time	t <sub>PD</sub>	—	20	—	20	—	30	—	30	ns




■ READ TIMING WAVEFORM (1)\*1, \*2


T-46-23-05



■ READ TIMING WAVEFORM (2)\*2, \*3, \*5



■ READ TIMING WAVEFORM (3)\*1, \*2, \*4, \*5



- Notes:
1. Transition is measured  $\pm 200$  mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.
  2.  $\overline{WE}$  is high for read cycle.
  3.  $\overline{CS}$  is low.
  4. Address valid prior to or coincident with  $\overline{CS}$  transition low.
  5.  $\overline{OE} = V_{IL}$ .


2




■ WRITE CYCLE

Parameter	Symbol	HM621400-25P		HM621400-30P/LP		HM621400-35P/LP		HM621400-45P/LP		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Cycle Time	t <sub>WC</sub>	25	—	30	—	35	—	45	—	ns	
Chip Selection to End of Write	t <sub>CW</sub>	15	—	20	—	25	—	35	—	ns	
Address Valid to End of Write	t <sub>AW</sub>	15	—	20	—	25	—	35	—	ns	
Address setup Time	t <sub>AS</sub>	0	—	0	—	0	—	0	—	ns	
Write Pulse Width	t <sub>WP</sub>	15	—	20	—	25	—	35	—	ns	
Write Recovery Time	t <sub>WR</sub>	0	—	0	—	5	—	0	—	ns	
Output Disable to Output in High-Z	t <sub>OHZ</sub> <sup>*5</sup>	0	10	0	10	0	15	0	15	ns	
Write to Output in High-Z	t <sub>WHZ</sub> <sup>*5</sup>	0	10	0	10	0	15	0	15	ns	
Data to Write Time Overlap	t <sub>DW</sub>	12	—	15	—	20	—	30	—	ns	
Data Hold from Write Time	t <sub>DH</sub>	0	—	0	—	0	—	0	—	ns	
Output Active from End of Write	t <sub>OW</sub>	0	—	0	—	0	—	0	—	ns	

■ WRITE TIMING WAVEFORM (1) ( $\overline{WE}$  Controlled)



■ WRITE TIMING WAVEFORM (2) ( $\overline{CS}$  Controlled)



- Notes:
1. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
  2.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
  3. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transitions or after the  $\overline{WE}$  transition, output remain in a high impedance state.
  4. Dout is the same phase of write data of this write cycle.
  5. Transition is measured  $\pm 200$  mV from high impedance voltage with Load (B). This parameter is sampled and not 100% tested.

■ **LOW V<sub>CC</sub> DATA RETENTION CHARACTERISTICS** (T<sub>a</sub> = 0 to +70°C)

This characteristics is guaranteed only for L-version.

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
V <sub>CC</sub> for Data Retention	V <sub>DR</sub>	2.0	—	—	V	$\overline{CS} \geq V_{CC} - 0.2V,$ $V_{in} \geq V_{CC} - 0.2V$ or $0V \leq V_{in} \leq 0.2V$
Data Retention Current	I <sub>CCDR</sub>	—	—	100*1	μA	
Chip Select to Data Retention Time	t <sub>CDR</sub>	0	—	—	ns	
Operation Recovery Time	t <sub>R</sub>	5	—	—	ms	

Note: 1. V<sub>CC</sub> = 3.0V.

■ **LOW V<sub>CC</sub> DATA RETENTION TIMING WAVEFORM**

