

T-50-17

Phase/Frequency Comparator 1 GHz Input Frequency

FEATURES

- · Rising edge-triggered design
- Continuous duty cycle output response vs. input phase difference for π < θ < π
- Constant duty cycle output indicating direction of error for unequal frequency inputs
- · High reference frequency rejection
- Improved reference suppression compared with MC12040
- -122 dBc/Hz phase noise @ 1 KHz offset
- High speed, adjustable threshold comparator inputs for low level analog inputs
- AC coupled or ECL/10G PicoLogic™ input compatibility
- Available in C leaded or leadless chip carriers or in die form
- -55°C to +125°C operation (16G044M)

APPLICATIONS

- · Stable acquisition phase locked loops
- Frequency synthesizers (with 10G070 Variable Modulus Divider and 10G061 prog. counter)
- Frequency discriminators
- · High speed PSK and FSK demodulators
- · High resolution time delay measurement

FUNCTIONAL DESCRIPTION


The 16G044/16G044M is a rising edge-triggered phase/frequency comparator with sensitive differential amplifier inputs capable of accepting input signals up to 1GHz in frequency. Functionally, it is similar in operation to the MC4044 or 11C44 although much faster and with much greater reference frequency rejection. When the R (Reference) and V (VCO) inputs are unequal in frequency and/or phase, the differential outputs U (Up) and D (Down) are pulse streams which when subtracted and integrated provide an error voltage for control of a VCO. This contrasts with an analog mixer or exclusive OR based phase detector which does not produce explicit frequency error information. Use of the 16G044/16G044M in a PLL makes frequency acquisition more stable by comparison.

The 16G044/16G044M is fabricated using GigaBit's high volume, production proven GaAs MESFET process technology.


16G044/16G044M ORDERING INFORMATION

Package	,	G044 to 85°C)		3044M to +125°C)		
Type	1GHz	750 MHz	1GHz	750 MHz		
40-pin "C" 40-pin "L" Dice			16G044M-2L	16G044M-3C 16G044M-3L 16G044M-3X		

BLOCK DIAGRAM



EQUIVALENT LOGIC DIAGRAM



T-50-17

16G044 Operation




Figure 1: 16G044 Operation

The operation of the 16G044 is best explained with reference to Figure 1 which plots the average value of U, D, and U - D versus the phase or frequency difference between the R and V inputs.

Four relationships between R and V are possible: R lags or leads V in phase and Fr is less than or greater than Fv.

1. R lags V in phase

When the R and V inputs are equal in frequency but R lags V in phase, the U output is pegged high (at VOH) and the D output pulses low with a duty cycle that is proportional to the phase difference between R and V, reaching a minimum of 50% for 180° phase difference. Therefore, the average value of D varies between VOH (0° phase difference) and (VOH + VOL)/2 (180° phase difference). The signal on D indicates that the VCO frequency should be decreased to bring the loop into lock.

2. <u>Fv > Fr</u>

When the V input frequency exceeds that of the R input, the behavior of the 16G044 is the same as described in 1. above except that the D output duty cycle is constant at approximately 50%. The average value of D is constant at (VOH + VOL)/2 as shown in

Figure 1. As above, the signal on D indicates that the VCO frequency should be decreased to establish


3. R Leads V in Phase

When the R and V inputs are equal in frequency but R leads V in phase, the D output is held high (at VOH) and the U output pulses low with a duty cycle that is proportional to the phase angle between R and V. reaching a minimum of 50% for 180° phase difference. The average value of U varies between VOH (0° phase difference and (VOH + VOL)/2 (180° difference). The signal on U indicates that the VCO frequency should be increased to establish lock.

4. <u>Fv < Fr</u>

When the V input frequency is less than the R input signal frequency, the 16G044 operates as described in 3. above except that the U output duty cycle does not vary, but is constant at approximately 50%. Therefore the average value of U is constant at (VOH + VOL)/2 as shown in Figure 1. Again, the signal on U provides information used to increase the VCO frequency to establish loop lock.

Note that when R and V are equal in frequency and phase, i.e. when the loop is locked, the average value of U - D is zero, meaning that the action of the 16G044 is to maintain the loop in lock status.





T-50-17

16G044 Operation (continued)

Figure 2 plots the transfer characteristic of the 16G044 with equal frequency R and V inputs at 750 MHz. The slope of the curve drawn as the solid straight line is the comparator gain constant, K, and is typically 600 mV/ π radians or 0.19 V/rad. The reduction in K in the vicinity of zero phase difference is of particular interest to PLL system designers. The 16G044 is designed to minimize this decrease in gain to \geq K/4 and to limit the range of flattening to less than 100ps or 27° (\pm 13.5°) of phase at 750 MHz.

Figure 3 describes the logical I/O characteristics of the 16G044 which is useful for purposes of testing the device at low speed.

Figure 3: 16G044 State Table


٠	Inp	uts	Out	puts	Notes	
	R	٧	U	D	140192	
R leads V	۰۲×	٥٥٥	1 0 1	1 1	A	
R lags V	٥٥٥	۰۲×	1 1 1	1 0 1	A	

Note A: This table assumes that the 0, 0 input state shown was preceded at some time with a falling edge (1—> 0) transition in both R and V.

PIN DESCRIPTIONS

R	Reference signal input	vcc	+ 5.0V supply pin
v	VCO signal input	Gnd	Ground connection
U	The "Up" (R leads V) output	vss	- 3.4V supply pin
D	The "Down" (R lags V) output	VEE	- 5.2V supply pin
VTH	Threshold voltage input for the input comparators. Must be in the range $-1.8V \le Vth \le -0.8V$		


16G044 Application in a Simple Phase Locked Loop



The transfer characteristic of the simple loop filter shown is 1/(1 + sT) whereT = RC. Typically R should be chosen
to be >1KΩ. The connections to the op-amp assume a negative VCO gain constant. These connections should be
reversed if a VCO with a positive transfer characteristic is used.


16G044 16G044M T-50-17

Figure 4. Test setup for high speed measurement of phase detector transfer characteristic.




This test setup creates a delay line frequency discriminator which enables accurate linearity measurements of the phase detector. The resulting discriminator has zero output voltage at 500MHz and 1 GHz.

Figure 4 Oscillographs (0 dBm Input)



(Y = 250 mV/div., X = 250 to 750 MHz)



(Y = 250 mV/div., X = 300 to 1300 MHz)

ABSOLUTE MAXIMUM RATINGS

(Beyond which useful life may be impaired) (Notes 1, 4)

SYMBOL	PARAMETER	ABSOLUTE MAXIMUM RATINGS	NOTES
TSTOR TJ TC VCC VSS VEE	Storage Temperature Junction Temperature Case Temperature Under Bias Supply Voltage Supply Voltage Supply Voltage Supply Voltage	-65°C to + 150 °C -55°C to + 150 °C -55°C to + 125 °C 0V to + 7.0V -4.0 V to + 0.5 V -6.0 V to VSS + 0.5 V	2
VIN I IN VOUT IOUT PD	Voltage Applied to Any Input; Continuous VSS = - 3.4 V, VEE = - 5.2 V Current Into Any Input; Continuous Voltage Applied to Any Output Current From Any Output; Continuous Power Dissipation Per Output POUT = (-VOUT) x IOUT	- 4.0 V to + 0.5 V - 0.5 mA to 1.0 mA -4.0V to +0.5 V -40 mA 50 mW	3

Notes:

- 1. All voltages specified relative to Gnd. Positive current is defined as current into the device.
- 2. TC is measured at case top.
- 3. Subject to IOUT and PD limitations.
- Power supply sequencing is not necessary. However, sustained (>5 secs.) application
 of VSS in the absence of VEE could result in excessive power dissipation and damage to the device.



T-50-17

	RECOMMENDED OPERATING CONDITIONS							
SYMBOL	PARAMETER	MIN	NOM	MAX	UNITS	NOTES		
TC Gnd VCC VSS VEE	Case Operating Temperature Ground connection Supply Voltage Supply Voltage Supply Voltage	4.75 - 3.5 - 5.5	+25 0 5.0 -3.4 -5.2	5.25 - 3.3 - 5.1	\ \ \ \ \ \ \ \	1		

Notes:

1. TC measured at case top. User attention to device thermal management is recommended. See GigaBit Application Note 3 for a detailed treatment of thermal management considerations.

DC CHARACTERISTICS (1,2)

VCC = 4.75V to 5.25V, VSS = -3.3V to -3.5V, VEE = -5.1V to -5.5V

		(0	16G044 °C to 85			16G044N °C to +1			
SYMBOL	PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	NOTES
CMR	Input common mode range	- 1.8		- 0.8	- 1.8		- 0.8	٧	
VIH	Input voltage high	-1.0		Gnd	- 0.8	1	Gnd	V	
VIL	Input voltage low	VIT		-1.6	۷π		- 1.8	V	
liN	Input current	-300		300	-300		300	μΑ	3
VOH	Output voltage high	- 0.8	- 0.6	-0,3	- 1.0	- 0,6	-0.3	'v	4
VOL	Output voltage low	VSS	- 2.6	- 1.8	VSS	- 2.6	- 1.8	V	4
IOH	Output high current		-25	-20		-25	-20	mA ·	5
ICC	VCC supply current	1	45	70		45	75	mA	l
ISS	VSS supply current		75	120		75	130	mA	[
IEE	VEE supply current	l	50	80		50	85	mA	
PD	Power dissipation		750	1170		750	1260	mW	6

Notes:

- 1. These characteristics are applicable from DC to ~ 500 MHz.
- 2. VTH = 1.3V
- 3. Vin = -1.0V to -1.6V
- 4. Outputs terminated 100Ω to VTT = -2.0V.
- 5. IOH is the available output current at VOH = -0.8V.
- 6. At nominal power supply voltages and 50% output duty cycle.


AC CHARACTERISTICS

VTH = -1.3V, VCC = 4.75V to 5.25V, VSS = -3.3V to -3.5V, VEE = -5.1V to -5.5V, outputs terminated in 100 Ω to VTT = -2.0V

SYMBOL PARAMETER		(0	16G044 °C to 85	5°C)		16G044M 5°C to +125°C)			
		MIN	MIN TYP MAX MIN TYP N		MAX UNITS		TEST CONDITIONS		
VIH	Input voltage high	-1.0		-0.3	-1.0		-0,3	٧	
VIL	Input voltage low	VTT		-1.7	VΠ		-1.7	V	
Kd2	Large signal gain constant (-2 version)	500/π	600/π	900/π	500/π	600/π	900/π	mV/rad	f = 1GHz
Kd3	Large signal gain constant (-3 version)	500/π	600/π	900/π	500/π	600/π	900/π	mV/rad	f = 750 MHz
kd2	Small signal gain constant (- 2 version)	125/π	300/π	450/π	125/π	300/π	450/π	mV/rad	<i>f</i> = 1GHz
kd3	Small signal gain constant (- 3 version)	125/π	300/π	450/π	125/π	300/π	450/π	mV/rad	f = 750 MHz


GBL) GigaBit Logic

16G044 16G044M



3









24 PIN HYBRID **18 PIN PACKAGE**

T-90-20

24 PIN HYBRID PACKAGE



18 PIN LEADLESS CHIP CARRIER TYPE L1




All dimensions shown in inches and (millimeters)



T-90-20 36 PIN PACKAGES


36 PIN LEADLESS CHIP CARRIER TYPE L36



NOTES:

- The package bottom thermal vias, top lid surface and 4 metallized corner castellations (when present) are all at Vss potential.
- 2) All dimensions in inches.
- 3) Plin #1 identifier may be an elongated pad or small, square gray marker.

36 I/O LEAD FLATPACK TYPE F




11




T-90-20 **40 PIN PACKAGES**

40 PIN LEADLESS CHIP CARRIER TYPE L




40 PIN LEADED CHIP CARRIER TYPE C



NOTES:

- (1) Footprint is JEDEO standard outline.
 (2) Top surface vias (for terminating resistors and decoupling capacitions) are not available on prins 3,417,18, 23,24,37 and 38.
 (3) Top surface metal (not including vias) and prins 3 and 23 are litted at VTT pote of Recommended top surface chip resistors are 0,040 long by 0,030 wide by 0,010 thick typ, 100 mm min. normal power rating (Mint Systems MSC 200 wide by 0,010 thick typ, 25 of the chip of the ch
- or equivalent)
 (8) L40 and C40 packages are dimensionally identical except for contact finger width








68 & 132 PIN PACKAGES T-90-20

68 PIN LEADED CHIP CARRIER TYPE C1



(1) All dimensions in inches.

(2) a. C1A: Package lid, top, and pins 4, 9, 14, 21, 26, 31, 38, 43, 48, 55, 60, 65 are at common potential (system ground).

b. C1B: Package lid and pins 4, 9, 14, 21, 26, 31, 38, 43, 48, 55, 60, 65 are at common potential (system ground).

132 PIN LEADED CHIP CARRIER TYPE C3

