



NEC Electronics Inc.

Preliminary
**CMOS-8L
3-VOLT, 0.50-MICRON
CMOS GATE ARRAYS**

February 1993

Description

NEC's 3-volt CMOS-8L family consists of ultra-high performance, sub-micron gate arrays, targeted for applications requiring extensive integration and high speeds. The device processing includes a true 3-volt, 0.5-micron (drawn) silicon-gate CMOS technology and two or three-layer metalization. This technology features channelless (sea-of-gates) architecture with an internal gate delay of 131 ps (F/O = 1; L = 0 mm).

The μ PD658xx series of 3-volt devices consists of 30 masters, offered in densities of 11K gates to 627K gates. Usable gates range from 6,547 to 439,129 gates. These gate arrays are ideal for use in engineering workstations, high-end PCs, mainframes and LAN products, where extensive integration and high speed are primary design goals. CMOS-8L gate arrays are also well-suited for all battery-operated applications where high performance and low-power consumption are critical; and feasible only with a truly optimized 3-volt CMOS process.

The μ PD658xx series are fully supported by NEC's advanced ASIC design technology. NEC's OpenCAD[®] integration system lets the designer choose the most powerful design tools and services available.

Features

- Internal gate delays of 200 ps (F/O = 1; L = 0 mm)
- Channelless, 0.50 μ m CMOS architecture
- Power (typ.) = 1.24 (3.3V) = 0.80 (3.0V)
- Process technology designed for 3V operation
- I/Os interface directly to 5V logic
- 48mA reduced voltage swing I/O buffers are in development
- Phase Locked Loop (PLL) for chip-to-chip clock synchronization in development
- Automated generation of clock network for skew minimization
- High pad to gate ratio optimizes silicon usage
- Fully configurable high-speed RAM compiler
- Advanced package options include TAB/QFP, TQFP, PQFP, PGA and TAB
- Libraries characterized at 3V \pm 10% and 3.3V \pm 0.3V
- Variable output drive: 3, 6, 9, 12, 18, 24 or 48 mA
- Slew-rate controlled output buffers

[®] OpenCAD is a registered trademark of NEC Electronics Inc.

Figure 1. Various CMOS-8L Packages

- Supports scan test methodology
- Powerful block library with more than 500 macros
- Single/Dual-Port RAM and ROM memory blocks

Table 1 Gate Array Sizes

Device		Available Gates ¹	Usable Gates		Total ² Pads
2LM	3LM		2LM	3LM	
-40	-60	10,912	6,547	7,638	164
-41	-61	20,832	12,499	14,582	204
-42	-62	30,192	18,115	21,134	212
-43	-63	40,592	24,355	28,414	244
-45	-65	52,528	31,516	36,769	276
-46	-66	61,904	37,142	43,332	300
-48	-68	81,984	49,190	57,388	340
-49	-69	102,272	61,363	71,590	380
-50	-70	120,768	72,460	84,537	412
-51	-71	148,256	88,953	103,779	452
-52	-72	202,752	121,651	141,926	524
-53	-73	255,744	153,446	179,020	588
-55	-75	342,000	205,200	239,400	676
-58	-78	488,720	293,232	342,104	804
-59	-79	627,328	376,396	439,129	908

- Notes:**
- Actual gate utilization varies on circuit implementation. Utilization is 70% for 3-layer metal; 60% for 2-layer metal.
 - Depending on package and circuit specification, some pads used for V_{DD} and GND are unavailable as signal pads.

Circuit Architecture

CMOS-8L products are built with NEC's 0.50-micron (drawn) channelless gate array architecture. As shown in figure 2, CMOS gate array chips are divided into I/O and internal cell areas. The I/O cell area contains input and output buffers that isolate the internal cells from high-energy external signals. The internal cell area is an array of basic cells, each composed of two p-channel MOS transistors and two n-channel MOS transistors, as well as four additional n-channel MOS transistors for compact RAM design. A cell configured as a two-input NAND gate is shown in figure 3. These p-channel and n-channel transistors are sized to offer a superb ratio of speed to silicon area.

Output Slew-Rate Selection

Fast rise and fall times of CMOS output buffers can cause system noise and signal overshoot. When an unterminated line is being driven by a buffer, the maximum line length is determined by the rise and fall time of the output buffers and the round-trip signal delay of the line.

Figure 2. Chip Layout and Internal Cell Configuration





Figure 3. Cell Configured as a Two-Input NAND



As a general rule, the round-trip delay of the line should not exceed the rise or fall time of the driving signal. Transmission lines that are longer than those determined by this rule can degrade system performance due to reflections and ringing. One benefit of slew-rate output buffers is that longer interconnections on a PC board and routing flexibility are possible.

ASIC designers, therefore, can slow down the output edge-rate by using a slew-rate output buffer and thus accommodate longer transmission lines on PC boards.

Slew-rate buffers also inject less noise into the internal power and ground busses of the device, than their non-slew-rate counterparts. As a consequence, slew-rate buffers require fewer power/ground pairs for simultaneous switching outputs.

Packaging and Test

CMOS-8L gate arrays support automatic test generation through a scan-test methodology, which allows higher fault coverage, easier testing and quicker development time. NEC also offers advanced packaging solutions including (butt-lead) PGAs and flat packages. These packages give CMOS-8L devices a distinct performance edge in high-integration applications.

Publications

This data sheet contains preliminary specifications, package information, and operational data for the CMOS-8L gate array families. Additional design information will be available in NEC's CMOS-8L Block Library and CMOS-8L Design Manual. Contact your local NEC Design Center or the NEC Literature Center for further ASIC design information; see the back of this data sheet for locations and phone numbers.

Absolute Maximum Ratings

Power supply voltage, V_{DD}	-0.5 to +4.6 V
3V interface I/O voltage, V_I , V_O	-0.5 V to V_{DD} + 0.5 V
5V interface I/O voltage, V_I , V_O	-0.5 V to V_{DD} + 3.0 V
Latch-up current, I_{LATCH}	>1 A (typ)
Operating temperature, T_{OPT}	-40 to +85°C
Storage temperature, T_{STG}	-65 to +150°C

Caution: Exposure to absolute maximum ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should not be operated outside the recommended operating conditions.

Input/Output Capacitance

$V_{DD} = V_I = 0$ V; $f = 1$ MHz

Terminal	Symbol	Typ	Max	Unit
Input	C_{IN}	10	20	pF
Output	C_{OUT}	10	20	pF
I/O	$C_{I/O}$	10	20	pF

Note: (1) Values include package pin capacitance.

Power Consumption at $V_{DD} = 3.3V \pm 0.3V$

Description	Limits	Unit
Internal cell	1.24	µW/MHz
Input block (FI01)	10.0	µW/MHz
Output block	0.181	mW/MHz

Recommended Operating Conditions at $V_{DD} = 3.3V \pm 0.3V$

Parameter	Symbol	Min	Max	Unit
Power supply voltage	V_{DD}	2.7	3.6	V
Ambient temperature	T_A	-40	+85	°C
Low-level input voltage, 3V	V_{IL}	0	0.3 V_{DD}	V
High-level input voltage, 3V	V_{IH}	0.7 V_{DD}	V_{DD}	V
Low-level input voltage, 5V	V_{IL}	0	0.8	V
High-level input voltage, 5V	V_{IH}	2.2	V_{DD}	V
Input rise or fall time	t_R , t_F	0	200	ns
Input rise or fall time, Schmitt	t_R , t_F	0	10	ms
Positive Schmitt-trigger voltage	V_P	TBD	TBD	V
Negative Schmitt-trigger voltage	V_N	TBD	TBD	V
Hysteresis voltage	V_H	TBD	TBD	V

AC Characteristics at $V_{DD} = 3.3V \pm 0.3V$; $T_J = -40^\circ C$ to $+125^\circ C$

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Toggle frequency	f_{TOG}	175			MHz	D-F/F; F/O = 2
Delay time, 2-input NAND gate						
Standard gate (F302)	t_{PD}		131		ps	F/O = 1; L = 0 mm
			243		ps	F/O = 2; L = 1 mm
Low power gate (L302)	t_{PD}		149		ps	F/O = 1; L = 0 mm
			371		ps	F/O = 2; L = 1 mm
Delay time, buffer						
Input (FI01)	t_{PD}		276		ps	F/O = 1; L = 0 mm @ $V_{DD} = 3.3V$
Output (FO06)	t_{PD}		1.45		ns	$C_L = 15$ pF @ $V_{DD} = 3.3V$
Output rise time (FO06)	t_R		1.1		ns	$C_L = 15$ pF @ $V_{DD} = 3.3V$
Output fall time (FO06)	t_F		1.1		ns	$C_L = 15$ pF @ $V_{DD} = 3.3V$

DC Characteristics at $V_{DD} = 3.3V \pm 0.3V$ $V_{DD} = 3.3V \pm 0.3V$ or $3V \pm 10\%$; $T_j = -40^\circ C$ to $+125^\circ C$

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Quiescent current (Note 1)	I_L		TBD	TBD	μA	$V_I = V_{DD}$ or GND
Input leakage current						
Regular	I_I			10^{-5}	μA	$V_I = V_{DD}$ or GND
50 k pull-up	I_I	TBD	TBD	TBD	μA	$V_I = GND$
5 k pull-up	I_I	TBD	TBD	TBD	mA	$V_I = GND$
50 k pull-down	I_I	TBD	TBD	TBD	μA	$V_I = V_{DD}$
Off-state output leakage current	I_{OZ}			TBD	μA	$V_O = V_{DD}$ or GND
Input clamp voltage	V_{IC}	TBD			V	$I_I = 18 mA$
Output short circuit current (Note 2)	I_{OS}	TBD			mA	$V_O = 0 V$
Low-level output current, 3V buffers						
3 mA	I_{OL}	3			mA	$V_{OL} = 0.4 V$
6 mA	I_{OL}	6			mA	$V_{OL} = 0.4 V$
9 mA	I_{OL}	9			mA	$V_{OL} = 0.4 V$
12 mA	I_{OL}	12			mA	$V_{OL} = 0.4 V$
18 mA	I_{OL}	18			mA	$V_{OL} = 0.4 V$
24 mA	I_{OL}	24			mA	$V_{OL} = 0.4 V$
48 mA	I_{OL}	48			mA	$V_{OL} = 0.4 V$
Low-level output current, 5V buffers						
3 mA	I_{OL}	3			mA	$V_{OL} = 0.4 V$
6 mA	I_{OL}	6			mA	$V_{OL} = 0.4 V$
9 mA	I_{OL}	9			mA	$V_{OL} = 0.4 V$
12 mA	I_{OL}	12			mA	$V_{OL} = 0.4 V$
18 mA	I_{OL}	18			mA	$V_{OL} = 0.4 V$
High-level output current, 3V buffers						
3 mA	I_{OH}	-3			mA	$V_{OH} = 2.4 V$
6 mA	I_{OH}	-6			mA	$V_{OH} = 2.4 V$
9 mA	I_{OH}	-9			mA	$V_{OH} = 2.4 V$
12 mA	I_{OH}	-12			mA	$V_{OH} = 2.4 V$
18 mA	I_{OH}	-18			mA	$V_{OH} = 2.4 V$
24 mA	I_{OH}	-24			mA	$V_{OH} = 2.4 V$
48 mA	I_{OH}	-48			mA	$V_{OH} = 2.4 V$
High-level output current, 5V buffers						
3 mA	I_{OH}	-3			mA	$V_{OH} = 2.4 V$
6 mA	I_{OH}	-3			mA	$V_{OH} = 2.4 V$
9 mA	I_{OH}	-3			mA	$V_{OH} = 2.4 V$
12 mA	I_{OH}	-6			mA	$V_{OH} = 2.4 V$
18 mA	I_{OH}	-6			mA	$V_{OH} = 2.4 V$
Low-level output voltage, 3V and 5V	V_{OL}			0.1	V	$I_{OL} = 0 mA$
High-level output voltage, 3V and 5V	V_{OH}	$V_{DD} - 0.1$			V	$I_{OH} = -0.2 mA$

- Notes:**
- (1) The maximum value reflects the use of pull-up/pull-down resistors and oscillator blocks. Contact an NEC ASIC Design Center for assistance in calculation.
 - (2) Rating is for only one output operating in this mode for less than 1 second.

Absolute Maximum Ratings

Power supply voltage, V_{DD}	-0.5 to +4.6 V
3V interface I/O voltage, V_I , V_O	-0.5 V to V_{DD} + 0.5 V
5V interface I/O voltage, V_I , V_O	-0.5 V to V_{DD} + 3.0 V
Latch-up current, I_{LATCH}	>1 A (typ)
Operating temperature, T_{OPT}	-40 to +85°C
Storage temperature, T_{STG}	-65 to +150°C

Caution: Exposure to absolute maximum ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should not be operated outside the recommended operating conditions.

Input/Output Capacitance

$V_{DD} = V_I = 0$ V; $f = 1$ MHz

Terminal	Symbol	Typ	Max	Unit
Input	C_{IN}	10	20	pF
Output	C_{OUT}	10	20	pF
I/O	$C_{I/O}$	10	20	pF

Power Consumption at $V_{DD} = 3.0$ V ± 10%

Description	Limits	Unit
Internal cell	0.80	µW/MHz
Input block (FI01)	8.0	µW/MHz
Output block	0.164	mW/MHz

Recommended Operating Conditions at $V_{DD} = 3.0$ V ± 10%

Parameter	Symbol	Min	Max	Unit
Power supply voltage	V_{DD}	2.7	3.6	V
Ambient temperature	T_A	-40	+85	°C
Low-level input voltage, 3V	V_{IL}	0	0.3 V_{DD}	V
High-level input voltage, 3V	V_{IH}	0.7 V_{DD}	V_{DD}	V
Low-level input voltage, 5V	V_{IL}	0	0.8	V
High-level input voltage, 5V	V_{IH}	2.2	V_{DD}	V
Input rise or fall time	t_R , t_F	0	200	ns
Input rise or fall time, Schmitt	t_R , t_F	0	10	ms
Positive Schmitt-trigger voltage	V_P	TBD	TBD	V
Negative Schmitt-trigger voltage	V_N	TBD	TBD	V
Hysteresis voltage	V_H	TBD	TBD	V

AC Characteristics at $V_{DD} = 3.0$ V ± 10%; $T_j = -40$ °C to +125 °C

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Toggle frequency	f_{TOG}	175			MHz	D-F/F; F/O = 2
Delay time, 2-input NAND gate						
Standard gate (F302)	t_{PD}		147		ps	F/O = 1; L = 0 mm
			272		ps	F/O = 2; L = 1 mm
Low power gate (L302)	t_{PD}		167		ps	F/O = 1; L = 0 mm
			416		ps	F/O = 2; L = 1 mm
Delay time, buffer						
Input (FI01)	t_{PD}		309		ps	F/O = 1; L = 0 mm @ $V_{DD} = 3.0$ V
Output (FO06)	t_{PD}		1.62		ns	$C_L = 15$ pF @ $V_{DD} = 3.0$ V
Output rise time (FO06)	t_R		TBD		ns	$C_L = 15$ pF @ $V_{DD} = 3.0$ V
Output fall time (FO06)	t_F		TBD		ns	$C_L = 15$ pF @ $V_{DD} = 3.0$ V

DC Characteristics at $V_{DD} = 3.0V \pm 10\%$ $V_{DD} = 3.3V \pm 0.3V$ or $3V \pm 10\%$; $T_j = -40^\circ C$ to $+125^\circ C$

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Quiescent current (Note 1)	I_L		TBD	TBD	μA	$V_I = V_{DD}$ or GND
Input leakage current						
Regular	I_I		10^{-5}	10	μA	$V_I = V_{DD}$ or GND
50 k pull-up	I_I	TBD	TBD	TBD	μA	$V_I = GND$
5 k pull-up	I_I	TBD	TBD	TBD	mA	$V_I = GND$
50 k pull-down	I_I	TBD	TBD	TBD	μA	$V_I = V_{DD}$
Off-state output leakage current	I_{OZ}			TBD	μA	$V_O = V_{DD}$ or GND
Input clamp voltage	V_{IC}	TBD			V	$I_I = 18 mA$
Output short circuit current (Note 2)	I_{OS}	TBD			mA	$V_O = 0 V$
Low-level output current, 3V buffers						
3 mA	I_{OL}	3			mA	$V_{OL} = 0.4 V$
6 mA	I_{OL}	6			mA	$V_{OL} = 0.4 V$
9 mA	I_{OL}	9			mA	$V_{OL} = 0.4 V$
12 mA	I_{OL}	12			mA	$V_{OL} = 0.4 V$
18 mA	I_{OL}	18			mA	$V_{OL} = 0.4 V$
24 mA	I_{OL}	24			mA	$V_{OL} = 0.4 V$
48 mA	I_{OL}	48			mA	$V_{OL} = 0.4 V$
Low-level output current, 5V buffers						
3 mA	I_{OL}	3			mA	$V_{OL} = 0.4 V$
6 mA	I_{OL}	6			mA	$V_{OL} = 0.4 V$
9 mA	I_{OL}	9			mA	$V_{OL} = 0.4 V$
12 mA	I_{OL}	12			mA	$V_{OL} = 0.4 V$
18 mA	I_{OL}	18			mA	$V_{OL} = 0.4 V$
High-level output current, 3V buffers						
3 mA	I_{OH}	-3			mA	$V_{OH} = 2.4 V$
6 mA	I_{OH}	-6			mA	$V_{OH} = 2.4 V$
9 mA	I_{OH}	-9			mA	$V_{OH} = 2.4 V$
12 mA	I_{OH}	-12			mA	$V_{OH} = 2.4 V$
18 mA	I_{OH}	-18			mA	$V_{OH} = 2.4 V$
24 mA	I_{OH}	-24			mA	$V_{OH} = 2.4 V$
48 mA	I_{OH}	-48			mA	$V_{OH} = 2.4 V$
High-level output current, 5V buffers						
3 mA	I_{OH}	-2			mA	$V_{OH} = 2.2 V$
6 mA	I_{OH}	-2			mA	$V_{OH} = 2.2 V$
9 mA	I_{OH}	-2			mA	$V_{OH} = 2.2 V$
12 mA	I_{OH}	-4			mA	$V_{OH} = 2.2 V$
18 mA	I_{OH}	-4			mA	$V_{OH} = 2.2 V$
Low-level output voltage, 3V and 5V	V_{OL}			0.1	V	$I_{OL} = 0 mA$
High-level output voltage, 3V	V_{OH}	$V_{DD} - 0.1$			V	$I_{OH} = 0 mA$
High-level output voltage, 5V	V_{OH}	$V_{DD} - 0.2$			V	$I_{OH} = 0 mA$

Notes: (1) The maximum value reflects the use of pull-up/pull-down resistors and oscillator blocks. Contact an NEC ASIC Design Center for assistance.

(2) Rating is for only one output operating in this mode for less than 1 second.

Table 2 CMOS-8 Package Options

Maximum I/O Pins	Package Dimensions			Master Slice μ PD65xxx						
	Body Size	Pitch	Height	-840 -860	-841 -861	-842 -862	-843 -863	-845 -865	-846 -866	-848 -868
Plastic Quad Flatpack (PQFP)										
120-pin	28 mm □	0.8 mm	3.7 mm	D	D	D	A	A	A	A
136-pin	28 mm □	0.65 mm	3.7 mm	D	D	D	D	A	A	A
160-pin	28 mm □	0.65 mm	3.7 mm	D	D	D	D	D	A	A
160-pin (H/S)	28 mm □	0.65 mm	3.2 mm	—	—	—	—	—	D	D
184-pin	32 mm □	0.65 mm	3.2 mm	—	D	D	D	D	D	D
Plastic Quad Flatpack (PQFP-FP)										
100-pin	14 mm □	0.5 mm	1.45 mm	D	A	A	A	A	A	A
120-pin	20 mm □	0.5 mm	2.7 mm	D	D	D	A	A	A	A
144-pin	20 mm □	0.5 mm	2.7 mm	D	D	D	D	A	A	A
160-pin	24 mm □	0.5 mm	2.7 mm	D	D	D	D	D	A	A
160-pin (H/S)	24 mm □	0.5 mm	2.7 mm	—	—	—	—	—	P	P
176-pin	24 mm □	0.5 mm	2.7 mm	—	D	D	D	D	D	D
176-pin (H/S)	24 mm □	0.5 mm	2.7 mm	—	—	—	—	—	—	D
208-pin	28 mm □	0.5 mm	3.2 mm	—	—	A	A	A	A	A
208-pin (H/S)	28 mm □	0.5 mm	3.2 mm	—	—	—	—	—	—	—
240-pin	32 mm □	0.5 mm	3.2 mm	—	—	—	A	A	A	A
256-pin	28 mm □	0.4 mm	3.2 mm	—	—	—	—	D	D	D
272-pin	36 mm □	0.5 mm	3.2 mm	—	—	—	—	D	D	D
304-pin	40 mm □	0.5 mm	3.7 mm	—	—	—	—	—	—	D
Thin Quad Flatpack (TQFP) – PRELIMINARY										
64-pin	10 mm □	0.5 mm	1.0 mm	P	—	—	—	—	—	—
80-pin	12 mm □	0.5 mm	1.05 mm	P	P	P	P	P	—	—
100-pin	14 mm □	0.5 mm	1.0 mm	—	P	P	P	P	P	P
120-pin	14 mm □	0.4 mm	1.0 mm	—	—	P	P	P	P	P
144-pin	20 mm □	0.5 mm	1.4 mm	—	—	—	—	P	P	P
160-pin	24 mm □	0.5 mm	1.4 mm	—	—	—	—	—	P	P
176-pin	24 mm □	0.5 mm	1.4 mm	—	—	—	—	—	—	P
208-pin	28 mm □	0.5 mm	1.4 mm	—	—	—	—	—	—	—
Ceramic Pin Grid Array (CPGA)										
72-pin	1.1 in. □	100 mils	4.57 mm	A	A	A	A	A	A	A
132-pin	1.4 in. □	100 mils	4.57 mm	D	D	D	D	A	A	A
176-pin	1.5 in. □	100 mils	4.57 mm	—	D	D	D	D	D	D
208-pin	1.7 in. □	100 mils	5.08 mm	—	—	D	D	D	D	D
280-pin	1.9 in. □	100 mils	4.57 mm	—	—	—	—	—	D	D
364-pin	1.7 in. □	50 mils	3.0 mm	—	—	—	—	—	—	—
Ceramic Pin Grid Array (CPGA) Butt-Lead										
288-pin	1.1 in. □	50 mils	5.58 mm	—	—	—	—	—	—	D
528-pin	1.9 in. □	50 mils	10.6 mm	—	—	—	—	—	—	—

Notation: A = Available; P = Planned; D = In Development; “—” = Unavailable; H/S = Heat Spreader.

Note: NEC reserves the right to alter the package plan based on the results of qualification. For current package availability, please contact your local NEC Design Center.

Table 2 CMOS-8 Package Options (cont)

Maximum I/O Pins	Package Dimensions			Master Slice μ PD65xxx							
	Body Size	Pitch	Height	-849 -869	-850 -870	-851 -871	-852 -872	-853 -873	-855 -875	-858 -878	-859 -879
Plastic Quad Flatpack (PQFP)											
120-pin	28 mm <input checked="" type="checkbox"/>	0.8 mm	3.7 mm	A	A	A	A	A	A	A	A
136-pin	28 mm <input checked="" type="checkbox"/>	0.65 mm	3.7 mm	A	A	A	A	A	A	A	A
160-pin	28 mm <input checked="" type="checkbox"/>	0.65 mm	3.7 mm	A	A	A	A	A	A	A	A
160-pin (H/S)	28 mm <input checked="" type="checkbox"/>	0.65 mm	3.2 mm	D	D	D	D	D	D	—	—
184-pin	32 mm <input checked="" type="checkbox"/>	0.65 mm	3.2 mm	D	D	D	D	D	D	D	D
Plastic Quad Flatpack (PQFP-FP)											
100-pin	14 mm <input checked="" type="checkbox"/>	0.5 mm	1.45 mm	A	A	A	—	—	—	—	—
120-pin	20 mm <input checked="" type="checkbox"/>	0.5 mm	2.7 mm	A	A	A	A	A	A	—	—
144-pin	20 mm <input checked="" type="checkbox"/>	0.5 mm	2.7 mm	A	A	A	A	A	A	—	—
160-pin	24 mm <input checked="" type="checkbox"/>	0.5 mm	2.7 mm	A	A	A	A	A	A	A	—
160-pin (H/S)	24 mm <input checked="" type="checkbox"/>	0.5 mm	2.7 mm	P	P	P	P	P	P	—	—
176-pin	24 mm <input checked="" type="checkbox"/>	0.5 mm	2.7 mm	A	A	A	A	A	A	A	—
176-pin (H/S)	24 mm <input checked="" type="checkbox"/>	0.5 mm	2.7 mm	D	D	D	D	D	D	—	—
208-pin	28 mm <input checked="" type="checkbox"/>	0.5 mm	3.2 mm	A	A	A	A	A	A	A	A
208-pin (H/S)	28 mm <input checked="" type="checkbox"/>	0.5 mm	3.2 mm	—	D	D	D	D	D	—	—
240-pin	32 mm <input checked="" type="checkbox"/>	0.5 mm	3.2 mm	A	A	A	A	A	A	A	A
256-pin	28 mm <input checked="" type="checkbox"/>	0.4 mm	3.2 mm	D	D	D	A	A	A	A	A
272-pin	36 mm <input checked="" type="checkbox"/>	0.5 mm	3.2 mm	D	D	D	A	A	A	A	A
304-pin	40 mm <input checked="" type="checkbox"/>	0.5 mm	3.7 mm	D	D	D	D	A	A	A	A
Thin Quad Flatpack (TQFP) – PRELIMINARY											
64-pin	10 mm <input checked="" type="checkbox"/>	0.5 mm	1.0 mm	—	—	—	—	—	—	—	—
80-pin	12 mm <input checked="" type="checkbox"/>	0.5 mm	1.05 mm	—	—	—	—	—	—	—	—
100-pin	14 mm <input checked="" type="checkbox"/>	0.5 mm	1.0 mm	P	—	—	—	—	—	—	—
120-pin	14 mm <input checked="" type="checkbox"/>	0.4 mm	1.0 mm	P	P	P	P	P	P	—	—
144-pin	20 mm <input checked="" type="checkbox"/>	0.5 mm	1.4 mm	P	P	P	P	P	P	—	—
160-pin	24 mm <input checked="" type="checkbox"/>	0.5 mm	1.4 mm	P	P	P	P	P	P	P	—
176-pin	24 mm <input checked="" type="checkbox"/>	0.5 mm	1.4 mm	P	P	P	P	P	P	P	—
208-pin	28 mm <input checked="" type="checkbox"/>	0.5 mm	1.4 mm	—	P	P	P	P	P	P	P
Ceramic Pin Grid Array (CPGA)											
72-pin	1.1 in. <input checked="" type="checkbox"/>	100 mils	4.57 mm	A	A	A	A	A	A	A	A
132-pin	1.4 in. <input checked="" type="checkbox"/>	100 mils	4.57 mm	A	A	A	A	A	A	A	A
176-pin	1.5 in. <input checked="" type="checkbox"/>	100 mils	4.57 mm	D	A	A	A	A	A	A	A
208-pin	1.7 in. <input checked="" type="checkbox"/>	100 mils	5.08 mm	D	A	A	A	A	A	A	A
280-pin	1.9 in. <input checked="" type="checkbox"/>	100 mils	4.57 mm	D	D	D	A	A	A	A	A
364-pin	1.7 in. <input checked="" type="checkbox"/>	50 mils	3.0 mm	D	D	D	D	D	D	D	D
Ceramic Pin Grid Array (CPGA) Butt-Lead											
288-pin	1.1 in. <input checked="" type="checkbox"/>	50 mils	5.58 mm	D	D	D	D	A	A	A	A
528-pin	1.9 in. <input checked="" type="checkbox"/>	50 mils	10.6 mm	—	—	—	—	D	D	D	D

Notation: A = Available; P = Planned; D = In Development; “—” = Unavailable; H/S = Heat Spreader.

Note: NEC reserves the right to alter the package plan based on the results of qualification. For current package availability, please contact your local NEC Design Center.

NEC's ASIC Design System

NEC supports its ASIC products with a comprehensive CAD system that significantly reduces the time and expense usually associated with the development of semi-custom devices. Designers can choose from today's most popular third-party software tools, shown in the table on the adjacent page. NEC's OpenCAD® Design System is a front-end to back-end ASIC design package that merges several advanced CAE/CAD tools into a single structure. Designers can now choose a single CAE platform, or mix and match tools from a variety of third-party vendors. The design flow combines tools for floorplanning, logic synthesis, automatic test generation, accelerated fault-grading, full timing simulation, and advanced place-and-route algorithms. This flexible design environment thereby ensures accurate, on schedule designs.

There are two basic methods for design entry, the first is by HDL specification, figure 4; the second is via schematic capture, figure 5. Note that after the initial EDIF netlist is generated, there is little difference in the basic design flow for either method. Figure 6 shows the location of the CrossCheck tools in the design flow.


A top-down modeling methodology is possible using the HDL specification approach. Designers can concentrate

their design effort at a higher level of abstraction, specifying, modeling, and simulating their designs at a systems level. This leaves the details of the gate-level implementation to the synthesis tools. After verification confirms the design's functionality, designers are then free to explore various functional and architectural trade-offs, and can optimize chip performance while minimizing chip area. An engineer can evaluate several architectures and select the best solution before committing the design to silicon.

The more traditional method of design entry, schematic capture, figure 5, is available with a wide variety of third-party tools. The supported tools are described in Table 3, and provide the designer with a productive way to manage the hierarchical elements of a CMOS-8 design, utilizing the macro symbol library provided by NEC. For those designers who are experienced and already well-versed with graphical design entry, this provides an efficient migration path for ASIC development.

One of the key benefits of NEC's ASIC design flow is that post place-and-route simulation can be accomplished at the customer's site, since NEC offers designers a choice of simulators within the "golden simulator" category. Golden simulator status means that upon receiving post place-and-route simulation results from a customer, NEC can then proceed directly to photomask production, bypassing any additional post-simulation steps. This can save a lot of time.

Figure 4. HDL Specification Design Flow



The floorplanner tool provides realistic estimates of wire length by grouping hierarchical blocks into specific physical locations on the chip. This minimizes critical path interconnect delays for more accurate simulation. The floorplanner also provides graphical I/O assignment capabilities and generates a delay file for post-floorplanner simulation.

The ECO (Engineering Change Order) option in figures 4 and 5 allows the designer to make minor corrections in the design without requiring an entirely new placement and routing of the device. This tool improves turnaround by ensuring that relatively small changes, such as connectivity changes, will not greatly impact the current design timing.

NEC also incorporates proprietary tools to facilitate the design process. A single delay calculator is used for all CAE platforms to ensure consistent timing and simulation results. A comprehensive design rule check (DRC) program reports design rule violations as well as chip utilization statistics for the design netlist. The generated report contains such information as net-count calculation, total pin-count and cell-count use, and usage rate calculations. Unused input pins, violations in pin naming conventions and fan-out limits, are examples of the design rule violations reported by this program.

Sample design kits are available at no charge to qualified users. A software license agreement is required. For more information, contact your nearest NEC ASIC Design Center, listed on the back of this data sheet.


Table 3 Third-Party Supported Tools

Tools CAD Company	Schematic Entry	Synthesis	Simulation	Static Timing Analysis	Floorplanner	Place and Route	Fault Simulation	ATPG
Synopsys		✓	✓	✓				✓
Cadence	✓	✓	*	✓		✓	✓	
Mentor	✓		✓	+			+	
Viewlogic	✓	✓	✓					
Valid (Cadence)	✓		✓	+			✓	
IKOS			✓				✓	
Zycad/NECplus			*				✓	
Intelligen								✓
NEC		*		✓	✓			

Key:

- * indicates "Golden Simulator" status.
- ✓ indicates planned support-check with local Design Center for exact availability.
- + indicates function is available via software library, and software support is through third-party vendor.

Figure 5. Schematic-Based Design Flow



Block Library List

The CMOS-8L family offers a variety of blocks, including gates, flip-flop circuits, and shift registers. The functions of these blocks are designed to be compatible with those of the CMOS-8, CMOS-7 and CMOS-6 families. In addition, memory blocks such as RAM and ROM will be provided, and low-power gates are available. The low-power blocks are designed for gate count reduction; the number of cells are fewer than that of the standard block, contributing to lower power consumption and higher efficiency. Another feature is the I/Os can directly interface to 5V logic.

Block List

Block Name	Description	I_{OL} (mA)	Cells
Interface Blocks			

3V CMOS Input Buffers

FI01	3V CMOS input	-	1 (3)
FID1	3V CMOS input, 50 kΩ pull-down	-	1 (3)
FIU1	3V CMOS in, 50 kΩ pull-up	-	1 (3)
FIW1	3V CMOS in, 5 kΩ pull-up	-	1 (3)
FIS1	3V CMOS Schmitt input	-	1 (8)
FDS1	3V CMOS Schmitt input, 50 kΩ pull-down	-	1 (8)
FUS1	3V CMOS Schmitt input, 50 kΩ pull-up	-	1 (8)
FWS1	3V CMOS Schmitt input, 5 kΩ pull-up	-	1 (8)
FIB1	3V CMOS input, high fanout for clock driver	-	1 (24)
FDB1	3V CMOS input, high fanout for clock driver, 50 kΩ pull-down	-	1 (24)
FUB1	3V CMOS input, high fanout for clock driver, 50 kΩ pull-up	-	1 (24)
FWB1	3V CMOS input, high fanout for clock driver, 5 kΩ pull-up	-	1 (24)

3V CMOS Input Buffers without Protection Diode up to V_{DD}

FIA1	3V CMOS input	-	1 (3)
FDA1	3V CMOS input, 50 kΩ pull-down	-	1 (3)
FUA1	3V CMOS input, 50 kΩ pull-up	-	1 (3)
FWA1	3V CMOS input, 5 kΩ pull-up	-	1 (3)
FIE1	3V CMOS Schmitt input	-	1 (8)
FDE1	3V CMOS Schmitt input, 50 kΩ pull-down	-	1 (8)
FUE1	3V CMOS Schmitt input, 50 kΩ pull-up	-	1 (8)
FWE1	3V CMOS Schmitt input, 5 kΩ pull-up	-	1 (8)
FIH1	3V CMOS input, high fanout for clock driver	-	1 (24)
FDH1	3V CMOS input, high fanout for clock driver, 50 kΩ pull-down	-	1 (24)
FUH1	3V CMOS input, high fanout for clock driver, 50 kΩ pull-up	-	1 (24)
FWH1	3V CMOS input, high fanout for clock driver, 5 kΩ pull-up	-	1 (24)

5V CMOS Input Buffers

FIV1	5V CMOS input	-	1 (3)
FDV1	5V CMOS input, 50 kΩ pull-down	-	1 (3)
FIF1	5V CMOS Schmitt input	-	1 (8)
FDF1	5V CMOS Schmitt input, 50 kΩ pull-down	-	1 (8)
FIG1	5V CMOS input, high fanout for clock driver	-	1 (24)
FDG1	5V CMOS input, high fanout for clock driver, 50 kΩ pull-down	-	1 (24)

Note: Number of internal cells required is shown in parentheses.

Block Name	Description	I_{OL} (mA)	Cells
Interface Blocks (Cont.)			
3V CMOS Output Buffers			
FO0A			
3V CMOS output			
1.0			
FO0B			
3V CMOS output			
2.0			
FO09			
3V CMOS output			
3.0			
FO04			
3V CMOS output			
6.0			
FO01			
3V CMOS output			
9.0			
FO02			
3V CMOS output			
12.0			
FO03			
3V CMOS output			
18.0			
FO06			
3V CMOS output			
24.0			
FO0C			
3V CMOS output			
48.0			
3V CMOS Slew-Rate Output Buffers			
FE02			
3V CMOS output, low noise			
12.0			
FE03			
3V CMOS output, low noise			
18.0			
FE06			
3V CMOS output, low noise			
24.0			
FE0C			
3V CMOS output, low noise			
48.0			
5V CMOS Output Buffers			
FV0A			
5V CMOS output			
1.0			
FV0B			
5V CMOS output			
2.0			
FV09			
5V CMOS output			
3.0			
FV04			
5V CMOS output			
6.0			
FV01			
5V CMOS output			
9.0			
FV02			
5V CMOS output			
12.0			
FV03			
5V CMOS output			
18.0			
FV06			
5V CMOS output			
24.0			
5V CMOS Slew-Rate Output Buffers			
FW02			
5V CMOS output, low noise			
12.0			
FW02			
5V CMOS output, low noise			
18.0			
FW06			
5V CMOS output, low noise			
3V CMOS Three-State Output Buffers			
B00T			
3V CMOS output			
3.0			
B0DT			
3V CMOS output, 50 kΩ pull-down			
3.0			
B0UT			
3V CMOS output, 50 kΩ pull-up			
3.0			
B0WT			
3V CMOS output, 5 kΩ pull-up			
3.0			
B00E			
3V CMOS output			
6.0			
B0DE			
3V CMOS output, 50 kΩ pull-down			
6.0			
B0UE			
3V CMOS output, 50 kΩ pull-up			
6.0			
B0WE			
3V CMOS output, 5 kΩ pull-up			
6.0			
B008			
3V CMOS output			
9.0			
B0D8			
3V CMOS output, 50 kΩ pull-down			
9.0			
B0U8			
3V CMOS output, 50 kΩ pull-up			
9.0			
B0W8			
3V CMOS output, 5 kΩ pull-up			
9.0			
B007			
3V CMOS output			
12.0			
B0D7			
3V CMOS output, 50 kΩ pull-down			
12.0			
B0U7			
3V CMOS output, 50 kΩ pull-up			
12.0			
B0W7			
3V CMOS output, 5 kΩ pull-up			
12.0			
B009			
3V CMOS output			
18.0			
B0D9			
3V CMOS output, 50 kΩ pull-down			
18.0			
B0U9			
3V CMOS output, 50 kΩ pull-up			
18.0			
B0W9			
3V CMOS output, 5 kΩ pull-up			
18.0			
B00H			
3V CMOS output			
24.0			
B0DH			
3V CMOS output, 50 kΩ pull-down			
24.0			
B0UH			
3V CMOS output, 50 kΩ pull-up			
24.0			
B0WH			
3V CMOS output, 5 kΩ pull-up			
24.0			

Block Name	Description	I _{OL} (mA)	Cells	Block Name	Description	I _{OL} (mA)	Cells				
Interface Blocks (Cont.)											
3V CMOS Three-State Output Buffers (Cont.)											
B00J	3V CMOS output	48.0	2 (9)	EXT1	3V N-ch open drain	9.0	1 (4)				
B0DJ	3V CMOS output, 50 k pull-down	48.0	2 (9)	EXT3	3V N-ch open drain, 50 k pull-up	9.0	1 (4)				
B0UJ	3V CMOS output, 50 k pull-up	48.0	2 (9)	EXW3	3V N-ch open drain, 5 k pull-up	9.0	1 (4)				
B0WJ	3V CMOS output, 5 k pull-up	48	2 (9)	EXT9	3V N-ch open drain	12.0	1 (4)				
3V CMOS Slew-Rate Three-State Output Buffers											
BE07	3V CMOS output	12.0	1 (5)	EXTB	3V N-ch open drain, 50 k pull-up	12.0	1 (4)				
BED7	3V CMOS output, 50 k pull-down	12.0	1 (5)	EXWB	3V N-ch open drain, 5 k pull-up	12.0	1 (4)				
BEU7	3V CMOS output, 50 k pull-up	12.0	1 (5)	EXT5	3V N-ch open drain	18.0	1 (8)				
BEW7	3V CMOS output, 5 k pull-up	12.0	1 (5)	EXT7	3V N-ch open drain, 50 k pull-up	18.0	1 (8)				
BE09	3V CMOS output	18.0	1 (5)	EXW7	3V N-ch open drain, 5 k pull-up	18.0	1 (8)				
BED9	3V CMOS output, 50 k pull-down	18.0	1 (5)	EXTD	3V N-ch open drain	24.0	1 (8)				
BEU9	3V CMOS output, 50 k pull-up	18.0	1 (5)	EXTF	3V N-ch open drain, 50 k pull-up	24.0	1 (8)				
BEW9	3V CMOS output, 5 k pull-up	18.0	1 (5)	EXWF	3V N-ch open drain, 5 k pull-up	24.0	1 (8)				
BE0H	3V CMOS output	24.0	1 (5)	EXTL	3V N-ch open drain	48.0	2 (2)				
BEDH	3V CMOS output, 50 k pull-down	24.0	1 (5)	EXUL	3V N-ch open drain, 50 k pull-up	48.0	2 (8)				
BEUH	3V CMOS output, 50 k pull-up	24.0	1 (5)	EXWL	3V N-ch open drain, 5 k pull-up	48.0	2 (8)				
BEWH	3V CMOS output, 5 k pull-up	24.0	1 (5)	EXTQ	3V P-ch open drain	*3.0	1 (4)				
BE0J	3V CMOS output	48.0	2 (5)	EXDQ	3V P-ch open drain, 50 k pull-down	*3.0	1 (4)				
BEDJ	3V CMOS output, 50 k pull-down	48.0	2 (5)	EXTR	3V P-ch open drain	*6.0	1 (4)				
BEUJ	3V CMOS output, 50 k pull-up	48.0	2 (5)	EXDR	3V P-ch open drain, 50 k pull-down	*6.0	1 (4)				
BEWJ	3V CMOS output, 5 k pull-down	48.0	2 (5)	EXT2	3V P-ch open drain	*9.0	1 (4)				
5V CMOS Three-State Output Buffers											
BV0Q	5V CMOS output	1.0	1 (16)	EXT4	3V P-ch open drain, 50 k pull-down	*9.0	1 (4)				
BVDQ	5V CMOS output, 50 k pull-down	1.0	1 (16)	EXTA	3V P-ch open drain	*12.0	1 (4)				
BV0M	5V CMOS output	2.0	1 (16)	EXTC	3V P-ch open drain, 50 k pull-down	*12.0	1 (4)				
BVDM	5V CMOS output, 50 k pull-down	2.0	1 (16)	EXT6	3V P-ch open drain	*18.0	1 (4)				
BV0T	5V CMOS output	3.0	1 (16)	EXT8	3V P-ch open drain, 50 k pull-down	*18.0	1 (4)				
BVDT	5V CMOS output, 50 k pull-down	3.0	1 (16)	EXTE	3V P-ch open drain	*24.0	1 (8)				
BVOE	5V CMOS output	6.0	1 (16)	EXTG	3V P-ch open drain, 50 k pull-down	*24.0	1 (8)				
BVDE	5V CMOS output, 50 k pull-down	6.0	1 (16)	EXTS	3V P-ch open drain	*48.0	2 (8)				
BV08	5V CMOS output	9.0	1 (19)	EXDS	3V P-ch open drain, 50 k pull-down	*48.0	2 (8)				
BVD8	5V CMOS output, 50 k pull-down	9.0	1 (19)	3V CMOS Slew-Rate Open Drain Output Buffers							
BV07	5V CMOS output	12.0	2 (19)	EET9	3V N-ch open drain	12.0	1 (2)				
BVD7	5V CMOS output, 50 k pull-down	12.0	2 (19)	EETB	3V N-ch open drain, 50 k pull-up	12.0	1 (2)				
BV09	5V CMOS output	18.0	2 (19)	EEWB	3V N-ch open drain, 50 k pull-up	12.0	1 (2)				
BVD9	5V CMOS output, 50 k pull-down	18.0	2 (19)	EET5	3V N-ch open drain	18.0	1 (2)				
BV0H	5V CMOS output	24.0	3 (19)	EET7	3V N-ch open drain, 50 k pull-up	18.0	1 (2)				
BVDH	5V CMOS output, 50 k pull-down	24.0	3 (19)	EEW7	3V N-ch open drain, 5 k pull-up	18.0	1 (2)				
5V CMOS Slew-Rate Three-State Output Buffers											
BY07	5V CMOS output	12.0	2 (15)	EETD	3V N-ch open drain	24.0	1 (2)				
BYD7	5V CMOS output, 50 k pull-down	12.0	2 (15)	EETF	3V N-ch open drain, 50 k pull-up	24.0	1 (2)				
BY09	5V CMOS output	18.0	2 (15)	EEWF	3V N-ch open drain, 5 k pull-up	24.0	1 (2)				
BYD9	5V CMOS output, 50 k pull-down	18.0	2 (15)	EETL	3V N-ch open drain	48.0	2 (2)				
BY0H	5V CMOS output	24.0	3 (15)	EEUL	3V N-ch open drain, 50 k pull-up	48.0	2 (2)				
BYDH	5V CMOS output, 50 k pull-down	24.0	3 (15)	EEWL	3V N-ch open drain, 5 k pull-up	48.0	2 (2)				
3V CMOS Open Drain Output Buffers											
EXTH	3V N-ch open drain	3.0	1 (4)	EETA	3V P-ch open drain	*12.0	1 (2)				
EXUH	3V N-ch open drain, 50 k pull-up	3.0	1 (4)	EETC	3V P-ch open drain, 50 k pull-down	*12.0	1 (2)				
EXWH	3V N-ch open drain, 5 k pull-up	3.0	1 (4)	EET6	3V P-ch open drain	*18.0	1 (2)				
EXTJ	3V N-ch open drain	6.0	1 (4)	EET8	3V P-ch open drain, 50 k pull-down	*18.0	1 (2)				
EXUJ	3V N-ch open drain, 50 k pull-up	6.0	1 (4)	EETE	3V P-ch open drain	*24.0	1 (2)				
EXWJ	3V N-ch open drain, 5 k pull-up	6.0	1 (4)	EETG	3V P-ch open drain, 50 k pull-down	*24.0	1 (2)				
Note: Number of internal cells required is shown in parentheses. * Indicates I _{OH}											

Block Name	Description	I _{OL} (mA)	Cells	Block Name	Description	I _{OL} (mA)	Cells				
Interface Blocks (Cont.)											
5V CMOS Open Drain Output Buffers											
EVTI	5V N-ch open drain	3.0	1 (4)	BSI3	CMOS Schmitt input, CMOS 3-state output	9.0	1 (14)				
EVTJ	5V N-ch open drain	6.0	1 (4)	BSD3	CMOS Schmitt input, CMOS 3-state output, 50 k pull-down	9.0	1 (14)				
EVT1	5V N-ch open drain	9.0	1 (8)	BSU3	CMOS Schmitt input, CMOS 3-state output, 50 k pull-up	9.0	1 (14)				
EVT9	5V N-ch open drain	12.0	1 (8)	BSW3	CMOS Schmitt input, CMOS 3-state output, 5 k pull-up	9.0	1 (14)				
EVT5	5V N-ch open drain	18.0	2 (8)								
EVTD	5V N-ch open drain	24.0	2 (8)								
5V CMOS Slew-Rate Output Buffers											
EYT9	5V N-ch open drain	12.0	1 (2)	BSI1	CMOS Schmitt input, CMOS 3-state output	12.0	1 (14)				
EYT5	5V N-ch open drain	18.0	2 (2)	BSD1	CMOS Schmitt input, CMOS 3-state output, 50 k pull-down	12.0	1 (14)				
EYTD	5V N-ch open drain	24.0	2 (2)	BSU1	CMOS Schmitt input, CMOS 3-state output, 50 k pull-up	12.0	1 (14)				
3V CMOS Bi-Directional Output Buffers											
B00U	CMOS input, CMOS 3-state output	3.0	1 (9)	BSW1	CMOS Schmitt input, CMOS 3-state output, 5 k pull-up	12.0	1 (14)				
B0DU	CMOS input, CMOS 3-state out, 50 k pull-down	3.0	1 (9)	BSI5	CMOS Schmitt input, CMOS 3-state output	18.0	1 (17)				
B0UU	CMOS input, CMOS 3-state out, 50 k pull-up	3.0	1 (9)	BSD5	CMOS Schmitt input, CMOS 3-state output, 50 k pull-down	18.0	1 (17)				
B0WU	CMOS input, CMOS 3-state out, 5 k pull-up	3.0	1 (9)	BSU5	CMOS Schmitt input, CMOS 3-state output, 50 k pull-up	18.0	1 (17)				
B00C	CMOS input, CMOS 3-state output	6.0	1 (9)	BSW5	CMOS Schmitt input, CMOS 3-state output, 5 k pull-up	18.0	1 (17)				
B0DC	CMOS input, CMOS 3-state out, 50 k pull-down	6.0	1 (9)	BSIF	CMOS Schmitt input, CMOS 3-state output	24.0	1 (17)				
B0UC	CMOS input, CMOS 3-state out, 50 k pull-up	6.0	1 (9)	BSDF	CMOS Schmitt input, CMOS 3-state output, 50 k pull-down	24.0	1 (17)				
B0WC	CMOS input, CMOS 3-state out, 5 k pull-up	6.0	1 (9)	BSUF	CMOS Schmitt input, CMOS 3-state output, 50 k pull-up	24.0	1 (17)				
B003	CMOS inut, CMOS 3-state output	9.0	1 (8)	BSWF	CMOS Schmitt input, CMOS 3-state output, 5 k pull-up	24.0	1 (17)				
B0D3	CMOS input, CMOS 3-state out, 50 k pull-down	9.0	1 (8)	BSIW	CMOS Schmitt input, CMOS 3-state output	48.0	2 (17)				
B0U3	CMOS input, CMOS 3-state out, 50 k pull-up	9.0	1 (8)	BSDW	CMOS Schmitt input, CMOS 3-state output, 50 k pull-down	48.0	2 (17)				
B0W3	CMOS in, CMOS 3-state out, 5 k pull-up	9.0	1 (8)	BSUW	CMOS Schmitt input, CMOS 3-state output, 50 k pull-up	48.0	2 (17)				
B001	CMOS input, CMOS 3-state out	12.0	1 (9)	BSWW	CMOS Schmitt input, CMOS 3-state output, 5 k pull-up	48.0	2 (17)				
B0D1	CMOS input, CMOS 3-state out, 50 k pull-down	12.0	1 (9)	3V CMOS Slew-Rate Three-State Output Buffers							
B0U1	CMOS input, CMOS 3-state out, 50 k pull-up	12.0	1 (9)	BE01	CMOS input, CMOS 3-state output	12.0	1 (8)				
B0W1	CMOS input, CMOS 3-state out, 5 k pull-up	12.0	1 (9)	BED1	CMOS input, CMOS 3-state output, 50 k pull-dn	12.0	1 (8)				
B005	CMOS input, CMOS 3-state out	18.0	1 (12)	BEU1	CMOS input, CMOS 3-state output, 50 k pull-up	12.0	1 (8)				
B0D5	CMOS input, CMOS 3-state out, 50 k pull-down	18.0	1 (12)	BEW1	CMOS input, CMOS 3-state output, 5 k pull-up	12.0	1 (8)				
B0U5	CMOS input, CMOS 3-state out, 50 k pull-up	18.0	1 (12)	BE05	CMOS input, CMOS 3-state output	18.0	1 (8)				
B0W5	CMOS input, CMOS 3-state out, 5 k pull-up	18.0	1 (12)	BED5	CMOS input, CMOS 3-state output, 50 k pull-dn	18.0	1 (8)				
B00F	CMOS input, CMOS 3-state out	24.0	1 (12)	BEU5	CMOS input, CMOS 3-state output, 50 k pull-up	18.0	1 (8)				
B0DF	CMOS input, CMOS 3-state out, 50 k pull-down	24.0	1 (12)	BEW5	CMOS input, CMOS 3-state output, 5 k pull-up	18.0	1 (8)				
B0UF	CMOS input, CMOS 3-state out, 50 k pull-up	24.0	1 (12)	BE0F	CMOS input, CMOS 3-state output	24.0	1 (8)				
B0WF	CMOS input, CMOS 3-state out, 5 k pull-up	24.0	1 (12)	BEDF	CMOS input, CMOS 3-state output, 50 k pull-dn	24.0	1 (8)				
B00W	CMOS input, CMOS 3-state output	48.0	2 (12)	BEUF	CMOS input, CMOS 3-state output, 50 k pull-up	24.0	1 (8)				
B0DW	CMOS input, CMOS 3-state output, 50 k pull-down	48.0	2 (12)	BEWF	CMOS input, CMOS 3-state output, 5 k pull-up	24.0	1 (8)				
B0UW	CMOS input, CMOS 3-state out, 50 k pull-up resistor	48.0	2 (12)	BE0W	CMOS input, CMOS 3-state output	48.0	2 (8)				
B0WW	CMOS input, CMOS 3-state output, 5 k pull-up resistor	48.0	2 (12)	BEDW	CMOS input, CMOS 3-state output, 50 k pull-dn	48.0	2 (8)				
BSIU	CMOS Schmitt input, CMOS 3-state ouput	3.0	1 (14)	BEUW	CMOS input, CMOS 3-state output, 50 k pull-up	48.0	2 (8)				
BSDU	CMOS Schmitt input, CMOS 3-state output, 50 k pull-down	3.0	1 (14)	BEWW	CMOS input, CMOS 3-state output, 5 k pull-up	48.0	2 (8)				
BSUU	CMOS Schmitt input, CMOS 3-state out, 50 k pull-up	3.0	1 (14)								
BSWU	CMOS Schmitt input, CMOS 3-state output, 5 k pull-up	3.0	1 (14)								
BSIC	CMOS Schmitt input, CMOS 3-state output	6.0	1 (14)								
BSDC	CMOS Schmitt input, CMOS 3-state output, 50 k pull-down	6.0	1 (14)								
BSUC	CMOS Schmitt input, CMOS 3-state output, 50 k pull-up	6.0	1 (14)								
BSWC	CMOS Schmitt input, CMOS 3-state output, 5 k pull-up	6.0	1 (14)								

Note: Number of internal cells required is shown in parentheses.

Block Name	Description	I_{OL} (mA)	Cells
Interface Blocks (Cont.)			
3V CMOS Slew-Rate Three-State Output Buffers (Cont.)			
BFI1	CMOS Schmitt input, CMOS 3-state output,	12.0	1 (13)
BFD1	CMOS Schmitt input, CMOS 3-state output, 50 k pull-down	12.0	1 (13)
BFU1	CMOS Schmitt input, CMOS 3-state output, 50 k pull-up	12.0	1 (13)
BFW1	CMOS Schmitt input, CMOS 3-state output, 5 k pull-up	12.0	1 (13)
BFI5	CMOS Schmitt input, CMOS 3-state output	18.0	1 (13)
BFD5	CMOS Schmitt input, CMOS 3-state output, 50 k pull-down	18.0	1 (13)
BFU5	CMOS Schmitt input, CMOS 3-state output, 50 k pull-up	18.0	1 (13)
BFW5	CMOS Schmitt input, CMOS 3-state output, 5 k pull-up	18.0	1 (13)
BFIF	CMOS Schmitt input, CMOS 3-state output	24.0	1 (13)
BFDF	CMOS Schmitt input, CMOS 3-state output, 50 k pull-down	24.0	1 (13)
BFUF	CMOS Schmitt input, CMOS 3-state output, 50 k pull-up	24.0	1 (13)
BFWF	CMOS Schmitt input, CMOS 3-state output, 5 k pull-up	24.0	1 (13)
BFIW	CMOS Schmitt input, CMOS 3-state output	48.0	2 (13)
BFDW	CMOS Schmitt input, CMOS 3-state output, 50 k pull-down	48.0	2 (13)
BFUW	CMOS Schmitt input, CMOS 3-state output, 50 k pull-up	48.0	2 (13)
BFWW	CMOS Schmitt input, CMOS 3-state output, 5 k pull-up	48.0	2 (13)
5V CMOS Bi-Directional Output Buffers			
BW0X	5V CMOS input / CMOS 3-state output	1.0	1 (19)
Bwdx	5V CMOS input / CMOS 3-state output, with 50K pull-down	1.0	1 (19)
BW0K	5V CMOS input / CMOS 3-state output	2.0	1 (19)
BWDK	5V CMOS input / CMOS 3-state output, with 50K pull-down	2.0	1 (19)
BW0U	5V CMOS input / CMOS 3-state output	3.0	1 (19)
BWDU	5V CMOS input / CMOS 3-state output, with 50K pull-down	3.0	1 (19)
BW0C	5V CMOS input / CMOS 3-state output	6.0	1 (19)
BWDC	5V CMOS input / CMOS 3-state output, with 50K pull-down	6.0	1 (19)
BW03	5V CMOS input / CMOS 3-state output	9.0	1 (22)
BWD3	5V CMOS input / CMOS 3-state output, with 50K pull-down	9.0	1 (22)
BW01	5V CMOS input / CMOS 3-state output	12.0	2 (22)
BWD1	5V CMOS input / CMOS 3-state output, with 50K pull-down	12.0	2 (22)
BW05	5V CMOS input / CMOS 3-state output	18.0	2 (22)
BWD5	5V CMOS input / CMOS 3-state output, with 50K pull-down	18.0	2 (22)
BW0F	5V CMOS input / CMOS 3-state output	24.0	3 (22)
BWDF	5V CMOS input / CMOS 3-state output, with 50K pull-down	24.0	3 (22)

Block Name	Description	I_{OL} (mA)	Cells
Interface Blocks (Cont.)			
5V CMOS Bi-Directional Output Buffers (Cont.)			
BKIX	5V CMOS Schmitt input, CMOS 3-state output	1.0	1 (24)
BKDX	5V CMOS Schmitt input, CMOS 3-state output, 50 k pull-down	1.0	1 (24)
BKIK	5V CMOS Schmitt input, CMOS 3-state output	2.0	1 (24)
BKDK	5V CMOS Schmitt input, CMOS 3-state output, 50k pull-down	2.0	1 (24)
BKIU	5V CMOS Schmitt input, CMOS 3-state output	3.0	1 (24)
BKDU	5V CMOS Schmitt input, CMOS 3-state output, 50 k pull-down	3.0	1 (24)
BKIC	5V CMOS Schmitt in, CMOS 3-state output	6.0	1 (24)
BKDC	5V CMOS Schmitt input, CMOS 3-state out, 50 k pull-down resistor	6.0	1 (24)
BKI3	5V CMOS Schmitt input, CMOS 3-state output	9.0	1 (27)
BKD3	5V CMOS Schmitt input, CMOS 3-state output, 50 k pull-down	9.0	1 (24)
BKI1	5V CMOS Schmitt input, CMOS 3-state output	12.0	2 (27)
BKD1	5V CMOS Schmitt input, CMOS 3-state output, 50k pull-down	12.0	2 (27)
BKI5	5V CMOS Schmitt input, CMOS 3-state output	18.0	2 (27)
BKD5	5V CMOS Schmitt input, CMOS 3-state output, 50 k pull-down resistor	18.0	2 (27)
BKIF	5V CMOS Schmitt input, CMOS 3-state output	24.0	3 (27)
BKDF	5V CMOS Schmitt input, CMOS 3-state output, 50 k pull-down	24.0	3 (27)
5V CMOS Slew-Rate Bi-Directional Output Buffers			
BX01	5V CMOS input / CMOS 3-state output	12.0	2 (18)
BXD1	5V CMOS input / CMOS 3-state output, with 50K pull-down	12.0	2 (18)
BX05	5V CMOS input / CMOS 3-state output	18.0	2 (18)
BXD5	5V CMOS input / CMOS 3-state output, with 50K pull-down	18.0	2 (18)
BX0F	5V CMOS input / CMOS 3-state output	24.0	3 (18)
BXDF	5V CMOS input / CMOS 3-state output, with 50K pull-down	24.0	3 (18)
BZI1	5V CMOS Schmitt input, CMOS 3-state output	12.0	2 (23)
BZD1	5V CMOS Schmitt in, CMOS 3-state output, 50k pull-down	12.0	2 (23)
BZI5	5V CMOS Schmitt input, CMOS 3-state output	18.0	2 (23)
BZD5	5V CMOS Schmitt input, CMOS 3-state output, 50 k pull-down	18.0	2 (23)
BZ1F	5V CMOS Schmitt input, CMOS 3-state output	24.0	3 (23)
BZDF	5V CMOS Schmitt input, CMOS 3-state output, 50 k pull-down	24.0	3 (23)

Note: Number of internal cells required is shown in parentheses.

Block Name	Description	Cells	Block Name	Description	Cells			
Interface Blocks								
Inverters								
F101	Inverter (F/O = 17)	1	F421	2-wide 1-2-input AND-OR inverter	3			
F102	Inverter (F/O = 37)	2	F422	3-wide 1-1-2-input AND-OR inverter	4			
F103	Inverter (F/O = 60)	3	F423	2-wide 1-3-input AND-OR inverter	4			
F104	Inverter (F/O = 92)	4	F424	2-wide 2-2-input AND-OR inverter	4			
F108	Inverter (F/O = 160)	12	F425	3-wide 2-2-2-input AND-OR inverter	6			
Buffers								
F111	Non-inverting buffer (F/O = 17)	2	F426	2-wide 3-3-input AND-OR inverter	6			
F112	Non-inverting buffer (F/O = 35)	3	F429	4-wide 2-2-2-2-input AND-OR inverter	8			
F113	Non-inverting buffer (F/O = 54)	4	F442	2-wide 4-4-input AND-OR inverter	8			
F114	Non-inverting buffer (F/O = 74)	5	F462	3-wide 1-2-3-input AND-OR inverter	6			
F118	Non-inverting buffer (F/O = 180)	11	Function Blocks – Normal Power					
NOR Gates								
F202	2-input NOR	2	F431	2-wide 1-2-input OR-AND inverter	3			
F203	3-input NOR	3	F432	3-wide 1-1-2-input OR-AND inverter	4			
F204	4-input NOR	4	F433	2-wide 1-3-input OR-AND inverter	4			
F205	5-input NOR	5	F434	2-wide 2-2-input OR-AND inverter	4			
F206	6-input NOR	5	F435	2-wide 2-3-input OR-AND inverter	5			
F208	8-input NOR	7	F436	2-wide 3-3-input OR-AND inverter	6			
F222	2-input NOR, power	4	F454	4-wide 2-2-2-2-input OR-AND inverter	8			
F223	3-input NOR, power	6	Clock Drivers					
F224	4-input NOR, power	8	FCK1	Clock driver (F/O = 360)	40			
OR Gates								
F212	2-input OR	2	FCK2	Clock driver (F/O = 720)	80			
F213	3-input OR	3	FCK3	Clock driver (F/O = 1080)	120			
F214	4-input OR	3	FCK4	Clock driver (F/O = 1440)	160			
F215	5-input OR	5	FCK5	Clock driver (F/O = 1800)	200			
F216	6-input OR	5	Exclusive OR Functions					
F232	2-input OR, power	3	F511	2-input Exclusive-OR	4			
F233	3-input OR, power	4	F512	2-input Exclusive-NOR	4			
F234	4-input OR, power	5	Parity Generators					
NAND Gates								
F302	2-input NAND	2	F581	8-bit odd parity generator	19			
F303	3-input NAND	3	F582	8-bit even parity generator	19			
F304	4-input NAND	4	Adders					
F305	5-input NAND	5	F521	1-bit full-adder	9			
F306	6-input NAND	5	F523	4-bit binary full-adder	32			
F308	8-input NAND	6	F526	Carry look-ahead generator	34			
F322	2-input NAND, power	4	F527	4-bit full-adder	66			
F323	3-input NAND, power	6	Miscellaneous					
F324	4-input NAND, power	8	F091	H, L level generator	1			
AND Gates								
F312	2-input AND	2	F093	Interface block for oscillator buffer	1			
F313	3-input AND	3	Three-state Buffers					
F314	4-input AND	3	F531	3-state buffer with enable	5			
F315	5-input AND	5	F532	3-state buffer with active low enable	5			
F316	6-input AND	5	Decoders					
F332	2-input AND, power	3	F561	2-to-4 decoder	10			
F333	3-input AND, power	4	F981	2-to-4 decoder with active low enable	13			
F334	4-input AND, power	4	F982	3-to-8 decoder with active low enable	26			
Multiplexers								
Decoders								
Multiplexers								
Quad 2-to-1 multiplexer								

Note: Number of internal cells required is shown in parentheses.

Block Name	Description	Cells	Block Name	Description	Cells			
Function Blocks – Normal Power (Cont.)								
Latches								
F595	R-S latch	5	F985	4-bit magnitude comparator	32			
F601	D-latch	6	S000	Scan path D-F/F with set-reset	11			
F602	D-latch with reset	6	S002	Scan path D-F/F	9			
F603	D-latch with reset low	7	S050	Scan path D-F/F with set-reset, hold	14			
F604	D-latch with active low gate (G)	6	S052	Scan path D-F/F with hold	12			
F605	D-latch with active low gate (G), reset low	7	S100	Scan path J-K F/F with set-reset	14			
F901	4-bit D-latch, buffered output	20	S102	Scan path J-K F/F	12			
F902	8-bit D-latch, buffered output	38	S150	Scan path J-K F/F with set-reset, hold	17			
Flip-Flops								
F596	Synchronous R-S F/F with set-reset	11	S152	Scan path J-K F/F with hold	15			
F611	D-F/F	8	S201	Scan path D-latch with reset	12			
F614	D-F/F with set-reset	10	S202	Scan path D-latch	11			
F615	D-F/F with reset low	9	S301	Scan path D-latch with reset	8			
F616	D-F/F with set low	9	S302	Scan path D-latch	7			
F617	D-F/F with set-reset low	10	S999	Scan path 2-to-1 data selector	4			
F631	D-F/F active low clock	8	Delays					
F637	D-F/F active low clock with set-reset low	10	F130	Delay block (for monostable multivibrator)	8			
F641	D-F/F, buffered output	8	F131	Delay gate	6			
F644	D-F/F with set-reset, buffered output	10	F132	Delay gate	1			
F647	D-F/F with set-reset low, buffered output	10	Function Blocks – Low Power					
F661	D-F/F active low clock, buffered output	8	Inverter					
F667	D-F/F active low clock with set-reset low, buffered output	10	L101	Inverter	1			
F714	Toggle F/F with set-reset	9	Buffer					
F717	Toggle F/F with set-reset low	9	L111	Non-inverting buffer	1			
F737	Toggle low F/F with set-reset low	9	NOR Gates					
F744	Toggle F/F with set-reset, buffered output	9	L202	2-input NOR	1			
F747	Toggle F/F with set-reset low, buffered output	9	L203	3-input NOR	2			
F767	Toggle active low F/F with set-reset low, buffered output	9	L204	4-input NOR	2			
F771	J-K F/F, buffered output	10	OR Gates					
F774	J-K F/F with set-reset, buffered output	12	L212	2-input OR	2			
F777	J-K F/F with set-reset low, buffered output	12	L213	3-input OR	2			
F781	J-K F/F active low clock, buffered output	10	L214	4-input OR	3			
F787	J-K F/F active low clock with set-reset low, buffered output	12	NAND Gates					
F791	Toggle F/F with set-reset and toggle enable	12	L302	2-input NAND	1			
F792	Toggle active low F/F with set-reset low and toggle enable low	12	L303	3-input NAND	2			
F922	4-bit D-F/F with reset	33	L304	4-input NAND	2			
F924	4-bit D-F/F	28	L305	5-input NAND	3			
Shift Registers								
F911	4-bit shift register with reset	33	L306	6-input NAND	3			
F912	4-bit serial/parallel shift register	35	AND Gates					
F913	4-bit serial/parallel shift register with reset low	39	L312	2-input AND	2			
F914	4-bit shift register	28	L313	3-input AND	2			
F915	4-bit shift register w/direct load low, buffered output	44	L314	4-input AND	3			
Counters								
F961	4-bit synchronous binary up counter with reset low, load low, buffered output	52	AND-NOR Gates					
F962	4-bit synchronous binary up counter with reset low	38	L421	2-wide 1-2-input AND-OR inverter	2			
F963	4-bit presettable synchronous up/down binary counter (dual clock with clear)	72	L422	3-wide 1-1-2-input AND-OR inverter	2			
F964	4-bit presettable synchronous up/down binary counter	86	L423	2-wide 1-3-input AND-OR inverter	2			
			L424	2-wide 2-2-input AND-OR inverter	2			

Block Name	Description	Cells	Block	Description	Basic RAM	BIST	Cells
Function Blocks – Low Power (Cont.)							
AND-NOR Gates							
L425	3-wide 2-2-2-input AND-OR inverter	3	KD49	Single-port RAM (32 word x 4 bit)	—	—	578
L426	2-wide 3-3-input AND-OR inverter	3	KD8B	Single-port RAM (64 word x 8 bit)	—	—	1712
L429	4-wide 2-2-2-2-input AND-OR inverter	4	KD8F	Single-port RAM (256 word x 8 bit)	—	—	6070
L442	2-wide 4-4-input AND-OR inverter	4	KDAB	Single-port RAM (64 word x 10 bit)	—	—	2020
L462	3-wide 1-2-3-input AND-OR inverter	3	KDAF	Single-port RAM (256 word x 10 bit)	—	—	7292
OR-NAND Gates							
L431	2-wide 1-2-input OR-AND inverter	2	KE49	Dual-port RAM (32 word x 4 bit)	—	—	798
L432	3-wide 1-1-2-input OR-AND inverter	2	KE87	Dual-port RAM (16 word x 8 bit)	—	—	634
L433	2-wide 1-3-input OR-AND inverter	2	KE8B	Dual-port RAM (64 word x 8 bit)	—	—	2178
L434	2-wide 2-2-input OR-AND inverter	2	KE8F	Dual-port RAM (256 word x 8 bit)	—	—	6408
L435	2-wide 2-3-input OR-AND inverter	3	KEAB	Dual-port RAM (64 word x 10 bit)	—	—	2486
L436	2-wide 3-3-input OR-AND inverter	3	KEAF	Dual-port RAM (256 word x 10 bit)	—	—	7630
L454	4-wide 2-2-2-2-input OR-AND inverter	4	KE9H	Dual-port RAM (512 word x 9 bit)	—	—	12682
Exclusive OR Functions							
L511	2-input EX-OR	3	RAM Memory Blocks				
EX-NOR Gate							
L512	2-input EX-NOR	3	High-Speed Basic RAM Blocks - Hard Macros				
Decoders			KD49	Single-port RAM (32 word x 4 bit)	—	—	578
L561	2-to-4 decoder	3	RJ4B	Single-port RAM (64 word x 4 bit)	KD49	RU49	782
L981	2-to-4 decoder with active low enable	3	RJ4D	Single-port RAM (128 word x 4 bit)	KD49	RU4D	2572
L982	3-to-8 decoder with active low enable	6	RJ4F	Single-port RAM (256 word x 4 bit)	KD49	RU4F	4940
Latches			RJ89	Single-port RAM (32 word x 8 bit)	KD49	RU89	1392
L601	D-latch	3	RJ8B	Single-port RAM (64 word x 8 bit)	KD8B	RU8B	1964
L602	D-latch with reset	4	RJ8D	Single-port RAM (128 word x 8 bit)	KD8B	RU8D	3712
L603	D-latch with reset low	4	RJ8F	Single-port RAM (256 word x 8 bit)	KD8B	RU8F	6354
L604	D-latch with active low gates (G)	3	RJ8H	Single-port RAM (512 word x 8 bit)	KD8B	RU8H	12460
L605	D-latch with active low gates (G), reset low	10	High-Speed Single Port RAM Blocks - Soft Macros				
L901	4-bit latch	18	RJAB	Single-port RAM (64 word x 10 bit)	KDAB	RUAB	2290
L902	8-bit latch	17	RJAD	Single-port RAM (128 word x 10 bit)	KDAB	RUAD	4350
Flip-Flops			RJAF	Single-port RAM (256 word x 10 bit)	KDAB	RUAF	7592
L611	D-F/F	3	RJAH	Single-port RAM (512 word x 10 bit)	KDAB	RUAH	14924
L614	D-F/F with set-reset	5	RJC9	Single-port RAM (32 word x 16 bit)	KD49	RUC9	2618
L617	D-F/F with set-reset low	7	RJCB	Single-port RAM (64 word x 16 bit)	KD8B	RUCB	3746
L631	D-F/F with active low clock	7	RJCD	Single-port RAM (128 word x 16 bit)	KD8B	RUCD	7223
L637	D-F/F with active low clock, set-reset low	5	RJCF	Single-port RAM (256 word x 16 bit)	KD8B	RUCF	12493
L714	Toggle-F/F with set-reset	7	High-Speed Dual Port RAM Blocks - Hard Macros				
L717	Toggle-F/F with set-reset low	7	RJEB	Dual-port RAM (64 word x 20 bit)	KDAB	RUEB	4394
L737	Toggle active low F/F with set-reset low	7	RJED	Dual-port RAM (128 word x 20 bit)	KDAB	RUED	8494
L922	4-bit D-F/F with reset	23	RJEF	Dual-port RAM (256 word x 20 bit)	KDAB	RUEF	14968
L924	4-bit D-F/F	18	High-Speed Dual Port RAM Blocks - Soft Macros				
Multiplexer			RJH9	Single-port RAM (32 word x 32 bit)	KD49	RUH9	5062
L571	2-to-1 multiplexer	6	RJHB	Single-port RAM (64 word x 32 bit)	KD8B	RUHB	7303
L572	Quad 2-to-1 multiplexer	10	RJHD	Single-port RAM (128 word x 32 bit)	KD8B	RUHD	14235
Shift Registers			RJKB	Single-port RAM (64 word x 40 bit)	KDAB	RUKB	8599
L911	4-bit shift register with reset	23	RJKD	Single-port RAM (128 word x 40 bit)	KDAB	RUKD	16779
L912	4-bit serial/parallel shift register	23	High-Speed Dual Port RAM Blocks - Soft Macros				
L913	4-bit serial/parallel in shift register with reset low	27	RK49	Dual-port RAM (32 word x 4 bit)	KE49	RU49	1029
L914	4-bit shift register	18	RK4B	Dual-port RAM (64 word x 4 bit)	KE49	RU4B	1866
Shift Registers			RK4D	Dual-port RAM (128 word x 4 bit)	KE49	RU4D	3502
L911	4-bit shift register with reset	23	RK4F	Dual-port RAM (256 word x 4 bit)	KE49	RU4F	6768
L912	4-bit serial/parallel shift register	23	High-Speed Dual Port RAM Blocks - Hard Macros				
L913	4-bit serial/parallel in shift register with reset low	27	RK87	Dual-port RAM (16 word x 8 bit)	KE87	RU87	885
L914	4-bit shift register	18	RK89	Dual-port RAM (32 word x 8 bit)	KE49	RU89	1860
Shift Registers			RK8B	Dual-port RAM (64 word x 8 bit)	KE8B	RU8B	2463
L911	4-bit shift register with reset	23	RK8D	Dual-port RAM (128 word x 8 bit)	KE8B	RU8D	4687
L912	4-bit serial/parallel shift register	23	RK8F	Dual-port RAM (256 word x 8 bit)	KE8F	RU8F	6733
L913	4-bit serial/parallel in shift register with reset low	27	RK8H	Dual-port RAM (512 word x 8 bit)	KE8F	RU8H	13187
L914	4-bit shift register	18	High-Speed Dual Port RAM Blocks - Soft Macros				
Shift Registers			RKAB	Dual-port RAM (64 word x 10 bit)	KEAB	RUAB	2787
L911	4-bit shift register with reset	23	RKAD	Dual-port RAM (128 word x 10 bit)	KEAB	RUAD	5323
L912	4-bit serial/parallel shift register	23	RKAF	Dual-port RAM (256 word x 10 bit)	KEAF	RUAF	7971
L913	4-bit serial/parallel in shift register with reset low	27	RKAH	Dual-port RAM (512 word x 10 bit)	KEAF	RUAH	15651

Block	Description	Basic RAM	BIST	Cells	Block	Description	Cells
Memory Blocks (Cont.)							
High-Speed RAM Blocks - Soft Macros (Cont.)							
RKC9	Dual-port RAM (32 word x 16 bit)	KE49	RUC9	3524	J14D	128 word x 4 bit ROM	720
RKCB	Dual-port RAM (64 word x 16 bit)	KE8B	RUCB	4709	J14F	256 word x 4 bit ROM	1040
RKCD	Dual-port RAM (128 word x 16 bit)	KE8B	RUCD	8127	J14H	512 word x 4 bit ROM	1512
RKCF	Dual-port RAM (256 word x 16 bit)	KE8F	RUCF	13209	J14M	1K word x 4 bit ROM	2408
RKEB	Dual-port RAM (64 word x 20 bit)	KEAB	RUEB	5357	J14S	2K word x 4 bit ROM	3960
RKED	Dual-port RAM (128 word x 20 bit)	KEAB	RUED	1039	J14U	4K word x 4 bit ROM	6776
RKEF	Dual-port RAM (256 word x 20 bit)	KE49	RUH9	15256	J18D	128 word x 8 bit ROM	1040
RKH9	Dual-port RAM (32 word x 32 bit)	KE8B	RUHB	6849	J18F	256 word x 8 bit ROM	1456
RKHB	Dual-port RAM (64 word x 32 bit)	KE8B	RUHD	9198	J18H	512 word x 8 bit ROM	2352
RKHD	Dual-port RAM (128 word x 32 bit)	KE8B	RUHD	18004	J18M	1K word x 8 bit ROM	3784
RKKB	Dual-port RAM (64 word x 40 bit)	KEAB	RUKB	10494	J18S	2K word x 8 bit ROM	6600
RKKD	Dual-port RAM (128 word x 40 bit)	KEAB	RUKD	20548	J18U	4K word x 8 bit ROM	11704
High-Density Single-Port RAM Blocks - Soft Macros							
RB4D	Single-port RAM (128 word x 4 bit)	K14D	RU4D	1315	J1CD	128 word x 16 bit ROM	1456
RB4F	Single-port RAM (256 word x 4 bit)	K14D	RU4F	2423	J1CF	256 word x 16 bit ROM	2352
RB4H	Single-port RAM (512 word x 4 bit)	K14D	RU4H	4610	J1CH	512 word x 16 bit ROM	3696
RB4M	Single-port RAM (1K word x 4 bit)	K14D	RU4M	8986	J1CM	1K word x 16 bit ROM	6512
RB4S	Single-port RAM (2K word x 4 bit)	K14D	RU4S	17754	J1CS	2K word x 16 bit ROM	11400
RB4U	Single-port RAM (4K word x 4 bit)	K14D	RU4U	35172	J1CU	4K word x 16 bit ROM	21280
RB8D	Single-port RAM (128 word x 8 bit)	K14D	RU8D	2472	J1HF	256 word x 32 bit ROM	3696
RB8F	Single-port RAM (256 word x 8 bit)	K18F	RU8F	3978	J1HH	512 word x 32 bit ROM	6512
RB8H	Single-port RAM (512 word x 8 bit)	K18F	RU8H	7711	J1HM	1K word x 32 bit ROM	11248
RB8M	Single-port RAM (1K word x 8 bit)	K18M	RU8M	12523	J1HS	2K word x 32 bit ROM	21128
RB8S	Single-port RAM (2K word x 8 bit)	K18M	RU8S	24770	RAM Test (BIST)		
RBAF	Single-port RAM (256 word x 10 bit)	K1AF	RUAF	4877	RU49	32 word x 4 bit	
RBAH	Single-port RAM (512 word x 10 bit)	K1AF	RUAH	9495	RU4B	64 word x 4 bit	
RBAM	Single-port RAM (1K word x 10 bit)	K1AM	RUAM	15499	RU4D	128 word x 4 bit	
RBAS	Single-port RAM (2K word x 10 bit)	K1AM	RUAS	30710	RU4F	256 word x 4 bit	
RBCD	Single-port RAM (128 word x 16 bit)	K14D	RUCD	4657	RU87	16 word x 8 bit	
RBCF	Single-port RAM (256 word x 16 bit)	K18F	RUCF	7744	RU89	32 word x 8 bit	
RBCH	Single-port RAM (512 word x 16 bit)	K18F	RUCH	15188	RU8B	64 word x 8 bit	
RBCM	Single-port RAM (1K word x 16 bit)	K18M	RUCM	24801	RU8D	128 word x 8 bit	
RBEF	Single-port RAM (256 word x 20 bit)	K1AF	RUEF	9539	RU8F	256 word x 8 bit	
RBEH	Single-port RAM (512 word x 20 bit)	K1AF	RUEH	18756	RU8H	512 word x 8 bit	
RBEM	Single-port RAM (1K word x 20 bit)	K1AM	RUHM	30754	ROM Memory Blocks		
RBHD	Single-port RAM (128 word x 32 bit)	K14D	RUHD	9109	J14D	128 word x 4 bit ROM	
RBHF	Single-port RAM (256 word x 32 bit)	K18F	RUHF	15268	J14F	256 word x 4 bit ROM	
RBHH	Single-port RAM (512 word x 32 bit)	K18F	RUHH	30137	J14H	512 word x 4 bit ROM	
RBKF	Single-port RAM (256 word x 40 bit)	K1AF	RUKF	18861	J14M	1K word x 4 bit ROM	
RBKH	Single-port RAM (512 word x 40 bit)	K1AF	RUKH	37273	J14S	2K word x 4 bit ROM	
					J14U	4K word x 4 bit ROM	
					J18D	128 word x 8 bit ROM	
					J18F	256 word x 8 bit ROM	
					J18H	512 word x 8 bit ROM	
					J18M	1K word x 8 bit ROM	
					J18S	2K word x 8 bit ROM	
					J18U	4K word x 8 bit ROM	
					J18W	8K word x 8 bit ROM	
					J1CD	128 word x 16 bit ROM	
					J1CF	256 word x 16 bit ROM	
					J1CH	512 word x 16 bit ROM	
					J1CM	1K word x 16 bit ROM	
					J1CS	2K word x 16 bit ROM	
					J1CU	4K word x 16 bit ROM	
					J1HF	256 word x 32 bit ROM	
					J1HH	512 word x 32 bit ROM	
					J1HM	1K word x 32 bit ROM	
					J1HS	2K word x 32 bit ROM	
					ROM Blocks		
					J14D	128 word x 4 bit ROM	
					J14F	256 word x 4 bit ROM	
					J14H	512 word x 4 bit ROM	
					J14M	1K word x 4 bit ROM	
					J14S	2K word x 4 bit ROM	
					J14U	4K word x 4 bit ROM	
					J18D	128 word x 8 bit ROM	
					J18F	256 word x 8 bit ROM	
					J18H	512 word x 8 bit ROM	
					J18M	1K word x 8 bit ROM	
					J18S	2K word x 8 bit ROM	
					J18U	4K word x 8 bit ROM	
					J18W	8K word x 8 bit ROM	
					J1CD	128 word x 16 bit ROM	
					J1CF	256 word x 16 bit ROM	
					J1CH	512 word x 16 bit ROM	
					J1CM	1K word x 16 bit ROM	
					J1CS	2K word x 16 bit ROM	
					J1CU	4K word x 16 bit ROM	
					J1HF	256 word x 32 bit ROM	
					J1HH	512 word x 32 bit ROM	
					J1HM	1K word x 32 bit ROM	
					J1HS	2K word x 32 bit ROM	
					RAM Test (BIST)		
					RU49	32 word x 4 bit	
					RU4B	64 word x 4 bit	
					RU4D	128 word x 4 bit	
					RU4F	256 word x 4 bit	
					RU87	16 word x 8 bit	
					RU89	32 word x 8 bit	
					RU8B	64 word x 8 bit	
					RU8D	128 word x 8 bit	
					RU8F	256 word x 8 bit	
					RU8H	512 word x 8 bit	
					RAM Test (BIST)		
					RUAB	64 word x 10 bit	
					RUAD	128 word x 10 bit	
					RUAF	256 word x 10 bit	
					RUAH	512 word x 10 bit	
					ROM Test (BIST)		
					RU8B	32 word x 16 bit	
					RU8D	64 word x 16 bit	
					RU8F	128 word x 16 bit	
					RU8H	256 word x 16 bit	
					RUAB	64 word x 20 bit	
					RUAD	128 word x 20 bit	
					RUAF	256 word x 20 bit	
					RUAE	512 word x 20 bit	
					RU8B	32 word x 32 bit	
					RU8D	64 word x 32 bit	
					RU8F	128 word x 32 bit	
					RU8H	256 word x 32 bit	
					RUAB	64 word x 40 bit	
					RUAD	128 word x 40 bit	
					RUAF	256 word x 40 bit	
					RUAE	512 word x 40 bit	

NEC ASIC DESIGN CENTERS**WEST**

- 401 Ellis Street
P.O. Box 7241
Mountain View, CA 94039
TEL 415-965-6533
FAX 415-965-6788
- One Embassy Centre
9020 S.W. Washington Square Road,
Suite 400
Tigard, OR 97223
TEL 503-671-0177
FAX 503-643-5911
- 200 E. Sandpointe, Bldg. 8, Suite 150
Santa Ana, CA 92707
TEL 714-546-0501
FAX 714-432-8793

SOUTH CENTRAL/SOUTHEAST

- 16475 Dallas Parkway, Suite 380
Dallas, TX 75248
TEL 214-250-4522
FAX 214-931-8680
- Research Triangle Park
2000 Regency Parkway, Suite 455
Cary, NC 27511
TEL 919-460-1890
FAX 919-469-5926

NORTH CENTRAL/NORTHEAST

- One Natick Executive Park
Natick, MA 01760
TEL 508-655-8833
FAX 508-653-2915
- Greenspoint Tower
2800 W. Higgins Road, Suite 765
Hoffman Estates, IL 60195
TEL 708-519-3945
FAX 708-882-7564

THIRD-PARTY DESIGN CENTERS**SOUTH CENTRAL/SOUTHEAST**

- Koos Technical Services, Inc.
385 Commerce Way, Suite 101
Longwood, FL 32750
TEL 407-260-8727
FAX 407-260-6227
- Integrated Silicon Systems Inc.
2222 Chapel Hill Nelson Highway
Durham, NC 27713
TEL 919-361-5814
FAX 919-361-2019

NEC
NEC Electronics Inc.

CORPORATE HEADQUARTERS

475 Ellis Street
P.O. Box 7241
Mountain View, CA 94039
TEL 415-960-6000

For literature, call toll-free 7 a.m. to 6 p.m. Pacific time:

1-800-366-9782

or FAX your request to: **1-800-729-9288**

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics (NECEL). The information in this document is subject to change without notice. Devices sold by NECEL are covered by the warranty and patent indemnification provisions appearing in NECEL Terms and Conditions of Sale only. NECEL makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NECEL makes no warranty of merchantability or fitness for any purpose. NECEL assumes no responsibility for any errors that may appear in this document. NECEL makes no commitment to update or to keep current information contained in this document. The devices listed in this document are not suitable for use in aircraft, aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.

APR 13 1993 035679 ✓ - R