

SONY.**CXP80P624A**

CMOS 8-bit Single Chip Microcomputer

Description

The CXP80P624A is a CMOS 8-bit microcomputer which consists of A/D converter, serial interface (2-ch independently), timer/counter, time base timer, vector interruption, high precision timing pattern generation circuit, PWM generator, general purpose prescaler, PWM for tuner, VCR vertical sync separation circuit and the measuring circuit which measure signals of capstan FG and drum FG/PG and other servo systems, as well as basic configurations like 8-bit CPU, PROM, RAM and I/O port. They are integrated into a single chip.

Also this IC provides power on reset function, sleep/stop function which enables to lower power consumption.


CXP80P624A is the PROM-incorporated version of the CXP80624A with built-in mask ROM. This provides the additional feature of being able to write directly into the program. Thus, it is most suitable for evaluation use during system development and for small-quantity production.

Features

- A wide instruction set (213 instructions) which cover various types of data.
 - 16-bit arithmetic instruction/multiplication and division instructions/boolean bit operation instruction
- Minimum instruction cycle During operation 333ns/12MHz
- Incorporated PROM capacity 24Kbytes
- Incorporated RAM capacity 800bytes
- Peripheral functions
 - A/D converter 8-bit, 12-channel, successive approximation system
(Conversion time: 26.7 μ s/12MHz)
 - Serial I/O with auto transfer mode Incorporated 8-bit and 8-stage FIFO for data
(1 to 8 bytes auto transfer) 2-channel independently
 - Timer 8-bit timer, 8-bit timer/counter, 19-bit time base timer
 - High precision timing pattern generator PPG 19 pins 32-stage programmable
 - PWM/DA gate output RTG 5 pins 2-channel
 - Servo input control 12-bit, 2-channel (Repetitive frequency 46kHz/12MHz)
 - VSYNC separator Capstan FG, Drum FG/PG, CTL Input
 - FRC capture unit Incorporated 26-bit and 8-stage FIFO
 - PWM output for tuner 14-bit
 - General purpose prescaler 10-bit (System clock asynchronous)
- Interruption 17 factors, 14 vectors, multi-interruption possible
- Standby mode SLEEP/STOP
- Package 100-pin plastic QFP/VQFP


Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram




Pin Configuration 1 (Top View) 100 pin QFP package

- Note 1)** V_{pp} (Pin 90) is always connected to V_{dd}.
- 2)** V_{ss} (Pins 41 and 88) are both connected to GND.



Pin Configuration 2 (Top View) 100 pin VQFP package

- Note 1)** V_{pp} (Pin 88) is always connected to V_{dd}.
- 2)** V_{ss} (Pins 39 and 86) are both connected to GND.



Pin Description

Symbol	I/O	Description	
PA0/PPO0 to PA7/PPO7	Output/ Real time Output	(Port A) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)	
PB0/PPO8 to PB7/PPO15	Output/ Real time Output	(Port B) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)	Programmable pattern generator (PPG) output. Functions as high precision real time pulse output port. (19 pins)
PC0/PPO16 to PC2/PPO18	I/O/ Real time Output	(Port C) 8-bit input/output port, enables to specify input/output by bit unit. Data is gated with PPO or RTO contents by OR-gate and they are output. (8 pins)	
PC3/RTO3 to PC7/RTO7	I/O/ Real time Output		Real time pulse generator (RTG) output. Functions as high precision real time pulse output port. (5 pins)
PD0 to PD7	I/O	(Port D) 8-bit input/output port. Enable to specify input/output by 4-bit unit. Enables to drive 12mA sink current. (8 pins)	
PE0/INT0	Input		Input pin to request external interruption. Active when falling edge.
PE1/EC/INT2	Input		External event input pin for timer/counter. Input pin to request external interruption. Active when falling edge.
PE2/PWM0	Output		PWM output pins. (2 pins)
PE3/PWM1	Output		
PE4/DAA0	Output		
PE5/DAA1	Output		
PE6/DAB0	Output		
PE7/DAB1	Output		
AN0 to AN3	Input	Analog input pins to A/D converter. (12 pins)	
PF0/AN4 to PF3/AN7	Input	(Port F) Lower 4 bits are input port and upper 4 bits are output port. Lower 4 bits also serve as standby release input pin. (8 pins)	
PF4/AN8 to PF7/AN11	Output/Input		
SCK0	I/O	Serial clock (CH0) input/output pin.	
SO0	Output	Serial data (CH0) output pin.	

Symbol	I/O	Description
SI0	Input	Serial data (CH0) input pin.
CS0	Input	Serial chip select (CH0) input pin.
PG0/CFG	Input	Capstan FG input pin.
PG1/DFG	Input	Drum FG input pin.
PG2/DPG	Input	Drum PG input pin.
PG3/PBCTL	Input	Playback CTL pulse input pin.
PG4/SYNC0	Input	Composite sync signal input pin.
PG5/SYNC1	Input	
PG6/EXI0	Input	
PG7/EXI1	Input	External input pin to FRC capture unit.
PH0 to PH7	Output	(Port H) 8-bit output port ; N-ch open drain output of middle tension proof (12V) and high current (12mA). (8 pins)
PI0/PCK	Input	External clock input pin of general purpose prescaler.
PI1/PO	I/O / Output	General purpose prescaler output pin.
PI2/PWM	I/O / Output	14-bit PWM output pin
PI3/TO	I/O / Output	Timer/counter output pin. (duty=50%)
PI4/INT1	I/O / Input	Input pin to request external interruption. Active when falling edge.
PI5/SCK1	I/O / I/O	Serial clock (CH1) input/output pin.
PI6/SO1	I/O / Output	Serial data (CH1) output pin.
PI7/SI1	I/O / Input	Serial data (CH1) Input pin.
PJ0 to PJ7	I/O	(Port J) 8-bit input /output port. Function as standby release input can be specified by bit unit. Input/output can be specified by bit unit.
PK0	Input	Input port
EXTAL	Input	Connecting pin of crystal oscillator for system clock. When supplying the external clock, input the external clock to EXTAL pin and input opposite phase clock to XTAL pin.
XTAL	Output	
RST	I/O	System reset pin of active "L" level. RST pin is input/output pin, which output "L" level by incorporated power on reset function when power on. (Mask option)
MP	Input	Microprocessor mode input pin. Always connect to GND.
AVdd		Positive power supply pin of A/D converter.
AVref	Input	Reference voltage input pin of A/D converter.
AVss		GND pin of A/D converter.
Vdd		Positive power supply pin.
Vpp		Positive power supply pin for built-in PROM writing. Please connect to Vdd for normal operation.
Vss		GND pin. Connect both Vss pins to GND.

Input/Output Circuit Formats for Pins

Pin	Circuit format	When reset
PA0/PPO0 to PA7/PPO7 PB0/PPO8 to PB7/PPO15 16 pins	<p>Port A Port B</p> <p>Output becomes active from high impedance by data writing to port register.</p>	Hi-Z
PC0/PPO16 to PC2/PPO18 PC3/RTO3 to PC7/RTO7 8 pins	<p>Port C</p> <p>(Every bit)</p> <p>Input protection circuit</p> <p>Data bus</p> <p>RD (Port C)</p>	Hi-Z
PD0 to PD7 8 pins	<p>Port D</p> <p>High current 12mA</p> <p>(Every 4 bits) (PD0 to 3) (PD4 to 7)</p> <p>Data bus</p> <p>RD (Port D)</p>	Hi-Z

Pin	Circuit format	When reset
PE0/INT0 PE1/EC/INT2 2 pins	<p>Port E</p> <p>Schmitt input</p> <p>RD (Port E)</p>	Hi-Z
PE2/PWM0 PE3/PWM1 PE4/DAA0 PE5/DAA1 4 pins	<p>Port E</p> <p>DA gate output or PWM output</p> <p>Hi-Z control</p> <p>Port E data</p> <p>Port/DA output select</p> <p>Data bus</p> <p>RD (Port E)</p>	Hi-Z
PE6/DAB0 PE7/DAB1 2 pins	<p>Port E</p> <p>DA gate output</p> <p>Hi-Z control</p> <p>Port E data</p> <p>Port/DA output select</p> <p>Data bus</p> <p>RD (Port E)</p>	H level
AN0 to AN3 4 pins	<p>Input multiplexer</p> <p>IP</p> <p>A/D converter</p>	Hi-Z
PF0/AN4 to PF3/AN7 4 pins	<p>Port F</p> <p>Input multiplexer</p> <p>IP</p> <p>A/D converter</p> <p>Data bus</p> <p>RD (Port F)</p>	Hi-Z

Pin	Circuit format	When reset
PF4/AN8 to PF7/AN11 4 pins	<p>Port F</p> <p>The circuit for Port F consists of an input multiplexer (IP) with four inputs. The first three inputs are connected to Port F data lines, and the fourth input is connected to the RD (Port F) line. The output of the IP is connected to a Schmitt trigger. The output of the Schmitt trigger is connected to the A/D converter. The RD (Port F) line is also connected to the Port/AD select logic.</p>	Hi-Z
PG0/CFG PG1/DFG PG2/DPG PG3/PBCTL PG4/SYNC0 PG5/SYNC1 PG6/EXI0 PG7/EXI1 8 pins	<p>Port G</p> <p>The circuit for Port G includes a Schmitt input stage. The input signal passes through an IP and a Schmitt trigger before being sent to a servo input. The RD (Port G) line is connected to the data bus and the output of the Schmitt trigger.</p> <p>Note) For PG4/SYNC0, PG5/SYNC1, CMOS schmitt input and TTL schmitt input can be selected with the mask option.</p>	Hi-Z
PH0 to PH7 8 pins	<p>Port H</p> <p>The circuit for Port H features a middle tension proof 12V output stage. The Port H data line is connected to an inverter, which then drives a driver stage. The driver stage has a high current output of 12mA. The RD (Port H) line is connected to the data bus.</p>	Hi-Z
PIO/PCK 1 pin	<p>Port I</p> <p>The circuit for Port I is a general-purpose prescaler. The input signal passes through an IP and an inverter, then connects to an external clock input of the prescaler. The RD (Port I) line is connected to the data bus.</p>	Hi-Z

Pin	Circuit format	When reset
PI1/PO PI2/PWM PI3/TO 3 pins	<p>Port I</p>	Hi-Z
P14/INT1 P17/SI1 2 pins	<p>Port I</p>	Hi-Z
P15/SCK1 P16/SO1 2 pins	<p>Port I</p>	Hi-Z
PJ0 to PJ7 8 pins	<p>Port J</p>	Hi-Z

Pin	Circuit format	When reset
PK0 1 pin	<p>Port K</p>	Hi-Z
CS0 S10 2 pins	<p>Schmitt input</p>	Hi-Z
SO0 1 pin		Hi-Z
SCK0 1 pin	<p>Internal serial clock from S10</p> <p>SCK0 output enable</p> <p>External serial clock to S10</p> <p>Schmitt input</p>	Hi-Z
EXTAL XTAL 2 pins	<ul style="list-style-type: none"> Shows the circuit composition during oscillation. Feedback resistor is removed during stop. 	Oscillation
RST 1 pin	<p>Mask option</p> <p>Pull-up resistor</p> <p>Schmitt input</p> <p>From power on reset circuit (mask option)</p>	L level
MP 1 pin		Hi-Z

Absolute Maximum Ratings(V_{SS}=0V)

Item	Symbol	Ratings	Unit	Remarks
Power supply voltage	V _{DD}	-0.3 to +7.0	V	
	V _{PP}	-0.3 to +13.0	V	Incorporated PROM
	AV _{DD}	AV _{SS} to +7.0 * ¹	V	
	AV _{SS}	-0.3 to +0.3	V	
Input voltage	V _{IN}	-0.3 to +7.0 * ²	V	
Output voltage	V _{OUT}	-0.3 to +7.0 * ²	V	
Middle tension proof output voltage	V _{OUTP}	-0.3 to +15.0	V	PH pin
High level output current	I _{OH}	-5	mA	
High level total output current	Σ I _{OH}	-50	mA	Total of output pins
Low level output current	I _{OL}	15	mA	Other than high current output pins:per pin
	I _{OLC}	20	mA	High current port pin * ³ : per pin
Low level total output current	Σ I _{OL}	130	mA	Total of output pins
Operating temperature	T _{OPR}	-10 to +75	°C	
Storage temperature	T _{STG}	-55 to +150	°C	
Allowable power dissipation	P _D	600	mW	QFP package
		380		VQFP package

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should better take place under the recommended operating conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

* 1) AV_{DD} and V_{DD} should be set to a same voltage.

* 2) V_{IN} and V_{OUT} should not exceed V_{DD}+0.3V.

* 3) The high current operation transistors are the N-ch transistors of the PD and PH ports.

Recommended Operating Conditions

(V_{SS}=0V)

Item	Symbol	Min.	Max.	Unit	Remarks
Power supply voltage	V _{DD}	4.5	5.5	V	Guaranteed range during high speed mode (1/2 dividing clock) operation
		3.5	5.5	V	Guaranteed range during low speed mode (1/16 dividing clock) operation
		2.5	5.5	V	Guaranteed data hold operation range during STOP
	V _{PP}	V _{PP} =V _{DD}		V	*6
Analog power supply	AV _{DD}	4.5	5.5	V	*1
High level input voltage	V _{IH}	0.7V _{DD}	V _{DD}	V	*2
	V _{IHS}	0.8V _{DD}	V _{DD}	V	C-MOS schmitt input *3
	V _{IHTS}	2.2	V _{DD}	V	TTL schmitt input *4
	V _{IHEX}	V _{DD} -0.4	V _{DD} +0.3	V	EXTAL pin *5
Low level input voltage	V _{IL}	0	0.3V _{DD}	V	*2
	V _{ILS}	0	0.2V _{DD}	V	C-MOS schmitt input *3
	V _{ILTS}	0	0.8	V	TTL schmitt input *4
	V _{ILEX}	-0.3	0.4	V	EXTAL pin *5
Operating temperature	T _{OPR}	-10	+75	°C	

*1) AV_{DD} and V_{DD} should be set to a same voltage.

*2) Normal input port (each pin of PC, PD, PE0 to PE1, PF0 to PF3, PG, P1, PJ and PK), MP pin

*3) Each pin of CS0, SI0, SCK0, RST, PE0/INT0, PE1/EC/INT2, PG (For PG4 and PG5, P14/INT1, P15/SCK1 and P17/SI1).

*4) Each pin of PG4 and PG5.

*5) It specifies only when the external clock is input.

*6) V_{PP} and V_{DD} should be set to a same voltage.

Electrical Characteristics

DC Characteristics

(Ta=−10 to +75 °C, Vss=0V)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit	
High level output voltage	V _{OH}	PA to PD, PE2 to PE7, PF4, to PF7, PH (V _{OL} only), PI1 to PI7, PJ, SO, SCK, RST (V _{OL} only)	V _{DD} =4.5V, I _{OH} =−0.5mA	4.0			V	
			V _{DD} =4.5V, I _{OH} =−1.2mA	3.5			V	
Low level output voltage	V _{OL}	PD, PH	V _{DD} =4.5V, I _{OL} =1.8mA			0.4	V	
			V _{DD} =4.5V, I _{OL} =3.6mA			0.6	V	
		EXTAL	V _{DD} =4.5V, I _{OL} =12.0mA			1.5	V	
Input current	I _{IEH}	EXTAL	V _{DD} =5.5V, V _{IH} =5.5V	0.5		40	μA	
	I _{IEL}		V _{DD} =5.5V, V _{IL} =0.4V	−0.5		−40	μA	
	I _{IR}	RST	V _{DD} =5.5V, V _{IL} =0.4V	−1.5		−400	μA	
I/O leakage current	I _{IZ}	PA to PG, PI to PK, MP, AN0 to AN3, CS0, SI0, SO0, SCK0	V _{DD} =5.5V VI=0, 5.5V			± 10	μA	
Open drain output leakage current (N-ch Tr OFF in state)	I _{IOH}	PH	V _{DD} =5.5V V _{OH} =12V			50	μA	
Supply current *1	I _{DD}	V _{DD}	Crystal oscillation (C ₁ =C ₂ =15pF) of 12MHz		21	45	mA	
	I _{DDS1}		V _{DD} =5V ± 10% *2					
	I _{DDS2}		SLEEP mode		1.1	8	mA	
			V _{DD} =5V ± 10%					
Input capacity	C _{IN}	Other than V _{DD} , V _{SS} , AV _{DD} , AV _{SS} pins	STOP mode			30	μA	
			V _{DD} =5V ± 10%					
		Clock 1MHz 0V other than the measured pins			10	20	pF	

* 1) When entire output pins are open.

* 2) When setting upper 2 bits (CPU clock selection) of clock control register CLC (address: 00FEH) to "00" and operating in high speed mode (1/2 dividing clock).




AC Characteristics**(1) Clock timing**

(Ta=-10 to +75°C, Vdd=4.5 to 5.5V, Vss=0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
System clock frequency	fc	XTAL EXTAL	Fig. 1, Fig. 2	1	12	MHz
System clock input pulse width	txL txH	EXTAL	Fig. 1, Fig. 2 (External clock drive)	37.5		ns
System clock input rising and falling times	tcr tcf				200	ns
Event count clock input pulse width	tel teH	EC	Fig. 3	tsys * +50		ns
Event count clock input rising and falling times	ter teF	EC	Fig. 3		20	ms

* tsys indicates three values according to the contents of the clock control register (address: 00FEH) upper 2 bits (CPU clock selection).

tsys [ns] = 2000/fc (Upper 2-bit="00"), 4000/fc (Upper 2-bit="01"), 16000/fc (Upper 2-bit="11")

Fig. 1. Clock timing**Fig. 2. Clock applying condition****Fig. 3. Event count clock timing**

(2) Serial transfer (CH0)


(Ta=-10 to +75 °C, Vdd=4.5 to 5.5V, Vss=0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
$\overline{CS0} \downarrow \rightarrow SCK0$ delay time	t _{DCSK}	SCK0	Chip select transfer mode (SCK0=output mode)		t _{sys} +200	ns
$\overline{CS0} \uparrow \rightarrow SCK0$ floating delay time	t _{DCSKF}	SCK0			t _{sys} +200	ns
$\overline{CS0} \downarrow \rightarrow SO0$ delay time	t _{DCSO}	SO0	Chip select transfer mode		t _{sys} +200	ns
$\overline{CS0} \uparrow \rightarrow SO0$ floating delay time	t _{DCSOF}	SO0			t _{sys} +200	ns
$\overline{CS0}$ high level width	t _{WHCS}	$\overline{CS0}$		t _{sys} +200		ns
$SCK0$ cycle time	t _{KCY}	SCK0	Input mode	2t _{sys} +200		ns
			Output mode	16000/fc		ns
$SCK0$ high and low level widths	t _{KH} t _{KL}	SCK0	Input mode	t _{sys} +100		ns
			Output mode	8000/fc-50		ns
S10 input setup time (against $SCK0 \uparrow$)	t _{SIK}	S10	$SCK0$ input mode	100		ns
			$SCK0$ output mode	200		ns
S10 input hold time (against $SCK0 \uparrow$)	t _{SKI}	S10	$SCK0$ input mode	t _{sys} +200		ns
			$SCK0$ output mode	100		ns
$SCK0 \downarrow \rightarrow SO0$ delay time	t _{XSO}	SO0	$SCK0$ input mode		t _{sys} +200	ns
			$SCK0$ output mode		100	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH)
upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2-bit="00"), 4000/fc (Upper 2-bit="01"), 16000/fc (Upper 2-bit="11")

2) The Load of $SCK0$ output mode and SO0 output delay time is 50pF+1TTL.

Fig. 4. Serial transfer CH0 timing

Serial transfer (CH1) (SIO mode)

(Ta=−10 to +75 °C, Vdd=4.5 to 5.5V, Vss=0V)


Item	Symbol	Pin	Condition	Min.	Max.	Unit
SCK1 cycle time	tkcy	SCK1	Input mode	2t _{sys} +200		ns
			Output mode	16000/fc		ns
SCK1 high and low level widths	tkh tkl	SCK1	Input mode	t _{sys} +100		ns
			Output mode	8000/fc-50		ns
SI1 input setup time (against SCK1 ↑)	tsik	SI1	SCK1 input mode	100		ns
			SCK1 output mode	200		ns
SI1 input hold time (against SCK1 ↑)	tksi	SI1	SCK1 input mode	t _{sys} +200		ns
			SCK1 output mode	100		ns
SCK1 ↓ → SO1 delay time	tkso	SO1	SCK1 input mode		t _{sys} +200	ns
			SCK1 output mode		100	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH)
upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000 /fc (Upper 2-bit="00"), 4000/fc (Upper 2-bit="01"), 16000/fc (Upper 2-bit="11").

2) The Load of SCK1 output mode and SO1 output delay time is 50pF +1TTL.

Fig. 5. Serial transfer CH1 timing (SIO mode)




Serial transfer (CH1) (Special mode) (Ta=−10 to +75 °C, Vdd=4.5 to 5.5V, Vss=0V)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
SO1 cycle time	tLcy	SO1 SI1	Note 1)		104		μs
SI1 data setup time	tLSU	SI1		2			μs
SI1 data hold time	tLHD	SI1		2			μs

Note 1) tLcy specifies only serial mode register (CH1) (SIOM1: Address 01FAh) lower 2 bits (SO1 clock selection) has been set at 104 μs.
2) The load of SO1 pin is 50pF +1TTL.

Fig. 6. Serial transfer CH1 timing (Special mode)




(3) A/D converter characteristics

(Ta=-10 to +75 °C, VDD=AVDD=4.5 to 5.5V, AVREF=4.0V to AVDD, VSS=AVSS=0V)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			Ta=25 °C VDD=AVDD=5.0V VSS=AVSS=0V			± 1	LSB
Zero transition voltage	VZT * 1			-10	30	70	mV
Full scale transition voltage	VFT * 2			4930	4970	5010	mV
Conversion time	tCONV			160/fADC * 3			μs
Sampling time	tsAMP			12/fADC * 3			μs
Reference input voltage	VREF	AVREF		AVDD-0.5		AVDD	V
Analog input voltage	VAN	AN0 to AN11		0		AVREF	V
AVREF current	IREF	AVREF	Operating mode		0.6	1.0	mA
	IREFS		SLEEP mode STOP mode			10	μA

Fig. 7. Definitions of A/D converter terms



* 1) VZT: Indicates the value that digital conversion value changes from 00H to 01H and vice versa.

* 2) VFT: Indicates the value that digital conversion value changes from FEH to FFH and vice versa.

* 3) The value of fADC is as follows by selecting ADC operation clock (MSC: Address 01FFH bit 0).

When PS2 is selected, fADC=fc/2

When PS1 is selected, fADC=fc

(4) Interruption, reset input

(Ta=-10 to +75 °C, VDD=4.5 to 5.5V, Vss=0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
External interruption high and low level widths	tiH, tiL	INT0, INT1, INT2 PJ0 to PJ7		1		μs
Reset input low level width	trsL	RST		8/fc		μs

Fig. 8. Interruption Input timing





Fig. 9. Reset Input timing



(5) Power on reset

Power on reset

(Ta=-10 to +75 °C, VDD=4.5 to 5.5V, Vss=0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
Power supply rising time	tr	VDD	Power on reset	0.05	50	ms
Power supply cut-off time	toff		Repetitive power on reset	1		ms

Fig. 10. Power on reset



The power supply should rise smoothly.


(6) General purpose prescaler

(Ta=-10 to +75 °C, Vdd=4.5 to 5.5V, Vss=0V)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
External clock input frequency	f _{PCK}	PCK				12	MHz
External clock Input pulse width	t _{WH} , t _{WL}	PCK		33			ns
External clock Input rising and falling times	t _R , t _F	PCK				200	ns
Prescaler output delay time (against PCK ↑)	t _{PLH}	PO	External clock input PCK t _R =t _F =6ns		80	130	ns
	t _{PHL}				60	100	ns
Prescaler output rising and falling times	t _{T LH}	PO	External clock input PCK t _R =t _F =6ns		50	100	ns
	t _{T HL}				20	40	ns

Note) The load of PO pin is 50pF.

Fig. 11. General purpose prescaler timing




(7) Others

(Ta=-10 to +75 °C, Vdd=4.5 to 5.5V, Vss=0V)


Item	Symbol	Pin	Condition	Min.	Max.	Unit
CFG input high and low level widths	t _{CFH} , t _{CL}	CFG		t _{sys} +200		ns
DFG input high and low level widths	t _{DFH} , t _{DL}	DFG		1000/fc+200		ns
DPG minimum pulse width	t _{DPW}	DPG		50		ns
DPG minimum removal time	t _{rem}	DPG		50		ns
PBCTL input high and low level widths	t _{CTH} , t _{CTL}	PBCTL	t _{sys} =2000/fc	t _{sys} +200		ns
EXI input high and low level widths	t _{EIH} , t _{EIL}	EXI0 EXI1	t _{sys} =2000/fc	t _{sys} +200		ns

Note) t_{sys} indicates three values according to the contents of the clock control register (address: 00FEH) upper 2 bits (CPU clock selection).t_{sys} [ns] =2000/fc (Upper 2-bit="00"), 4000/fc (Upper 2-bit="01"), 16000/fc (Upper 2-bit="11")

Fig. 12. Other timings

Supplement

Fig. 13. Recommended oscillation circuit





Manufacturer	Model	Frequency f (MHz)	C ₁ , C ₂ (pF)
MURATA MFG CO., LTD.	CSA12.0MTZ0C3	12	30
RIVER ELETEC CO., LTD.	HC-49/U03	12	12
KINSEKI LTD.	HC-49/U	12	15
CITIZEN WATCH CO., LTD.	CSA-309	12	10

Selection Guide

Option item	Mask product	CXP80P624AQ-1-□□□	CXP80P624AR-1-□□□
Package	100-pin plastic QFP/VQFP	100-pin plastic QFP	100-pin plastic VQFP
ROM capacitance	20K bytes/24K bytes	PROM 24K bytes	PROM 24K bytes
Reset pin pull-up resistor	Existent/non-existent	Existent	Existent
Power on reset circuit	Existent/non-existent	Existent	Existent
Input circuit format *	CMOS Schmitt/TTL Schmitt	TTL Schmitt	TTL Schmitt



* Pins PG4/SYNC0, PG5/SYNC1 only.

Characteristics Curve



Package Outline

Unit : mm 100pin QFP (Plastic) 1.7g



Note) Dimensions marked with *
does not include resin residue.