

2K x 8 Static RAM

L6116

T-46-23-12

Features

- ❑ 2K by 8 Static RAM with chip select powerdown, output enable
- ❑ Auto-Powerdown™ design
- ❑ Advanced CMOS technology
- ❑ High speed — to 20 ns worst case
- ❑ Low Power Operation
Active: 260 mW typical at 45 ns
Standby: 12.5 μW typical
- ❑ Data retention at 2 V for battery backup operation
- ❑ Plug-compatible with IDT6116, Cypress CY7C128/CY6116
- ❑ Package styles available:
 - 24-pin Plastic DIP
 - 24-pin Sidebrazed, Hermetic DIP
 - 24-pin CerDIP
 - 24-pin Plastic SOIC(Gull-Wing)
 - 24-pin Plastic SOJ (J-Lead)
 - 28-pin Ceramic LCC

Description

The L6116 is a high-performance, low-power CMOS static RAM. The storage circuitry is organized as 2048 words by 8 bits per word. The 8 Data In and Data Out signals share I/O pins. Parts are available in five speeds with worst-case access times from 20 ns to 85 ns.

Inputs and output are TTL compatible. Operation is from a single +5 V power supply. Power consumption is 260 mW (typical) when being operated at 45 ns. Dissipation drops to 20 mW (typical) when the memory is deselected (Enable is high).

Two standby modes are available. Proprietary Auto-Powerdown™ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the

memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low as 2 V. The L6116 consumes only 1 μW at 2 V (typical), for effective battery back-up operation.


The L6116 provides asynchronous (unlocked) operation with matching access and cycle times. An active-low Chip Enable and a three-state I/O bus simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A10. Reading from a designated location is accomplished by presenting an address and then taking \overline{CE} low while \overline{WE} remains high. The data in the addressed memory location will then appear on the Data Out pin within one access time. The output pin stays in a high-impedance state when \overline{CE} , \overline{OE} , or \overline{WE} is low.

Writing to an addressed location is accomplished when the active-low \overline{CE} and \overline{WE} inputs are both low. Either of these signals may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L6116 can withstand an injection current of up to 200 mA on any pin without damage.

2



Maximum Ratings

Above which useful life may be impaired (Notes 1, 2)

Storage temperature	-65°C to +150°C
Operating ambient temperature	-55°C to +125°C
Vcc supply voltage with respect to ground	-0.5 V to +7.0 V
Input signal with respect to ground	-3.0 V to +7.0 V
Signal applied to high impedance output	-3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> 200 mA

Operating Conditions

To meet specified electrical and switching characteristics

Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	4.5 V ≤ Vcc ≤ 5.5 V
Active Operation, Military	-55°C to +125°C	4.5 V ≤ Vcc ≤ 5.5 V
Data Retention, Commercial	0°C to +70°C	2.0 V ≤ Vcc ≤ 5.5 V
Data Retention, Military	-55°C to +125°C	2.0 V ≤ Vcc ≤ 5.5 V

Electrical Characteristics

Over Operating Conditions

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
VOH	Output High Voltage	IOH = -4.0 mA, Vcc = 4.5 V	2.4			V
VOL	Output Low Voltage	IOL = 8.0 mA			0.4	V
VIH	Input High Voltage		2.0		Vcc + 0.3	V
VIL	Input Low Voltage	Note 3	-3.0		0.8	V
IIX	Input Current	Ground ≤ Vi ≤ Vcc	-10		+10	µA
IOZ	Output Leakage Current	Ground ≤ Vo ≤ Vcc, CE = Vcc	-50		+50	µA
IOS	Output Short Current	Vo = Ground, Vcc = Max, Note 4			-350	mA
ICC2	Vcc Current, Inactive	Notes 5, 7		4.0	20	mA
ICC3	Vcc Current, Standby	Note 8		0.5	10	µA
ICC4	Vcc Current, DR Mode	Vcc = 2.0 V, Note 9		5	500	nA
CI	Input Capacitance	Ambient Temp = 25°C, Vcc = 5.0 V			5	pF
CO	Output Capacitance	Test Frequency = 1 MHz, Note 10			7	pF

Symbol	Parameter	Test Condition	L6116-						Unit
			85	45	35	25	20	15	
ICC1	Vcc Current, Active	Notes 5, 6	25	70	90	125	155		mA



Memory Products

Switching Characteristics

Over Operating Range (ns)

T-46-23-12

Read Cycle (Notes 11, 12, 21, 22, 23, 24)

Symbol		Parameter		L6116-											
				85		45		35		25		20		15	
				Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
tAVAV	Read Cycle Time	85		45		35		25		20		15			
tAVQV	Addr Valid to Output Valid (13, 14)		85		45		35		25		20		15		
tAXQX	Addr Change to Output Change	5		5		5		5		5		3			
tCLQV	Chip Enable Low to Output Valid (13, 15)		85		45		35		25		20		15		
tCLQZ	Chip Enable Low to Output Low Z (20, 21)	5		5		5		5		5		5			
tCHQZ	Chip Enable High to Output High Z (20, 21)		30		15		15		10		8		8		
tOLQV	Output Enable Low to Output Valid		35		20		15		12		10		8		
tOLQZ	Output Enable Low to Output Low Z (20, 21)	3		3		3		3		3		3			
tOHQZ	Output Enable High to Output High Z (20, 21)		30		15		12		10		8		8		
tPU	\overline{CE} or \overline{WE} Low to Power Up (10, 19)	0		0		0		0		0		0			
tPD	Power Up to Power Down (10, 19)		85		45		35		25		20		20		

2

Write Cycle (Notes 11, 12, 22, 23, 24)

Symbol		Parameter		L6116-											
				85		45		35		25		20		15	
				Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
tAVAV	Write Cycle Time	75		40		25		20		20		15			
tCLEW	Chip Enable Low to End of Write Cycle	65		30		25		20		17		12			
tAVBW	Address Valid to Beginning of Write Cycle	0		0		0		0		0		0			
tAVEW	Address Valid to End of Write Cycle	65		30		25		20		17		12			
tEWAX	End of Write Cycle to Address Change	0		0		0		0		0		0			
tWLEW	Write Enable Low to End of Write Cycle	45		20		20		20		17		12			
tDVEW	Data Valid to End of Write Cycle	35		15		15		15		13		10			
tEWDX	End of Write Cycle to Data Change	0		0		0		0		0		0			
tWHQZ	Write Enable High to Output Low Z (20, 21)	5		5		5		5		5		5			
tWLQZ	Write Enable Low to Output High Z (20, 21)		35		15		10		7		7		7		
tCHVL	Chip Enable High to Data Retention (10)	0		0		0		0		0		0			


LOGIC

DEVICES INCORPORATED


Memory Products

Switching Waveforms


Read Cycle — Address Controlled (Notes 13, 14)



Read Cycle — $\overline{CE}/\overline{OE}$ Controlled (Notes 13, 15)



Data Retention



Test Loads and Transition Times

Figure 1a




Figure 1b





Figure 2



Notes

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V. A current in excess of 100 mA is required to reach -2 V. The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.

4. Duration of the output short circuit should not exceed 30 seconds.

5. 'Typical' supply current values are not shown but may be approximated. At a VCC of 5.0 V, an ambient temperature of $+25^{\circ}\text{C}$ and with nominal manufacturing parameters, the operating supply currents will be approximately $3/4$ or less of the maximum values shown.

6. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously enabled for reading, i.e., $\overline{\text{CE}} \leq \text{VIL}$, $\overline{\text{WE}} \geq \text{VIH}$.

7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\text{CE}} \geq \text{VIH}$.

8. Tested with outputs open and all address and data inputs stable. The

device is continuously disabled, i.e., $\overline{\text{CE}} = \text{VCC}$. Input levels are within 0.5 V of VCC or ground.

9. Data retention operation requires that VCC never drop below 2.0 V. $\overline{\text{CE}}$ must be $\geq \text{VCC} - 0.3$ V. For all other inputs $\text{VIN} \geq \text{VCC} - 0.3$ or $\text{VIN} \leq 0.3$ V is required to ensure full power down.

10. These parameters are guaranteed but not 100% tested.

11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading for specified IOL and IOH plus 30 pF.

12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. t_{AVEW} , for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

13. $\overline{\text{WE}}$ is high for the read cycle.

14. The chip is continuously selected ($\overline{\text{CE}}$ low).

15. All address lines are valid prior to or coincident-with the $\overline{\text{CE}}$ transition to low.

16. The internal write cycle of the memory is defined by the overlap of $\overline{\text{CE}}$ low and $\overline{\text{WE}}$ low. Both signals must be low to initiate a write. Either signal can terminate a write by going high. The address, data, and control input setup and hold times should be referenced to the signal that falls last or rises first.

17. If $\overline{\text{WE}}$ goes low before or concurrent with $\overline{\text{CE}}$ going low, the output remains in a high impedance state.

18. If $\overline{\text{CE}}$ goes high before or concurrent with $\overline{\text{WE}}$ going high, the output remains in a high impedance state.

19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:

- Falling edge of $\overline{\text{CE}}$
- Falling edge of $\overline{\text{WE}}$ ($\overline{\text{CE}}$ active)
- Transition on any address line ($\overline{\text{CE}}$ active)
- Transition on any data line ($\overline{\text{CE}}$ and $\overline{\text{WE}}$ active)

The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.

20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.

21. Transition is measured ± 200 mV from steady state voltage with specified loading in Figure 1b. This parameter is sampled and not 100% tested.

22. All address timings are referenced from the last valid address line to the first transitioning address line.

23. $\overline{\text{CE}}$ or $\overline{\text{WE}}$ must be high during address transitions.

24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A 0.01 μF high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.

2

LOGIC

DEVICES INCORPORATED

Memory Products

Ordering Information

Commercial Operating Range (0°C to +70°C)

Package Style	Performance					
	85 ns	45 ns	35 ns	25 ns	20 ns	15 ns
24-pin Plastic DIP (0.3") — P2	L6116PC85	L6116PC45	L6116PC35	L6116PC25	L6116PC20	
24-pin Plastic DIP (0.6") — P1	L6116NC85	L6116NC45	L6116NC35	L6116NC25	L6116NC20	
24-pin SOIC — U1	L6116UC85	L6116UC45	L6116UC35	L6116UC25	L6116UC20	
24-pin SOIC — U1	L6116WC85	L6116WC45	L6116WC35	L6116WC25	L6116WC20	
24-pin Sidebrazed (0.3") Hermetic DIP — D2	L6116DC85	L6116DC45	L6116DC35	L6116DC25	L6116DC20	
24-pin Sidebrazed (0.6") Hermetic DIP — D1	L6116HC85	L6116HC45	L6116HC35	L6116HC25	L6116HC20	
24-pin CerDIP (0.3") — C1	L6116CC85	L6116CC45	L6116CC35	L6116CC25	L6116CC20	
24-pin CerDIP (0.6") — C4	L6116IC85	L6116IC45	L6116IC35	L6116IC25	L6116IC20	
28-pin Ceramic LCC — K7	L6116KC85	L6116KC45	L6116KC35	L6116KC25	L6116KC20	

Military Operating Range (-55°C to +125°C)

Package Style	Performance					
	85 ns	45 ns	35 ns	25 ns	20 ns	
24-pin Sidebrazed (0.3") Hermetic DIP — D2	L6116DM85	L6116DM45	L6116DM35	L6116DM25		
	L6116DME85	L6116DME45	L6116DME35	L6116DME25		
	L6116DMB85	L6116DMB45	L6116DMB35	L6116DMB25		
24-pin Sidebrazed (0.6") Hermetic DIP — D1	L6116HM85	L6116HM45	L6116HM35	L6116HM25		
	L6116HME85	L6116HME45	L6116HME35	L6116HME25		
	L6116HMB85	L6116HMB45	L6116HMB35	L6116HMB25		
24-pin CerDIP (0.3") — C1	L6116CM85	L6116CM45	L6116CM35	L6116CM25		
	L6116CME85	L6116CME45	L6116CME35	L6116CME25		
	L6116CMB85	L6116CMB45	L6116CMB35	L6116CMB25		
24-pin CerDIP (0.6") — C4	L6116IM85	L6116IM45	L6116IM35	L6116IM25		
	L6116IME85	L6116IME45	L6116IME35	L6116IME25		
	L6116IMB85	L6116IMB45	L6116IMB35	L6116IMB25		
28-pin Ceramic LCC — K7	L6116KM85	L6116KM45	L6116KM35	L6116KM25		
	L6116KME85	L6116KME45	L6116KME35	L6116KME25		
	L6116KMB85	L6116KMB45	L6116KMB35	L6116KMB25		

Pin Assignments

(P1, P2, D1, D2, C1, C4, U1, W1)

Pin	Function	Pin	Function
1	A7	13	I3/O3
2	A6	14	I4/O4
3	A5	15	I5/O5
4	A4	16	I6/O6
5	A3	17	I7/O7
6	A2	18	\overline{CE}
7	A1	19	A10
8	A0	20	\overline{OE}
9	I0/O0	21	\overline{WE}
10	I1/O1	22	A9
11	I2/O2	23	A8
12	GND	24	Vcc

Pin Assignments

(K7)

Pin	Function	Pin	Function
1	A7	15	I3/O3
2	A6	16	I4/O4
3	A5	17	I5/O5
4	A4	18	I6/O6
5	A3	19	I7/O7
6	A2	20	\overline{CE}
7	NC	21	NC
8	NC	22	NC
9	A1	23	A10
10	A0	24	\overline{OE}
11	I0/O0	25	\overline{WE}
12	I1/O1	26	A9
13	I2/O2	27	A8
14	GND	28	Vcc

T-46-23-12

2

© 1988, Logic Devices Incorporated. Reproduction of any portion hereof without written consent is prohibited. Information contained in this specification is intended as a general product description and is subject to change without notice. Logic Devices does not assume any responsibility for use of any product or circuit described and no patent license rights are implied.

628 East Evelyn Avenue • Sunnyvale, CA 94086 • Telephone 408-720-8630 • FAX 408-733-7690

LOGIC

DEVICES INCORPORATED

Memory Products