



QUAD 2-INPUT "NAND" GATE

MTTL I MC500/400 series

**MC508 • MC558**  
**MC408 • MC458**



This device consists of four 2-input NAND gates. The four gates in a single package represent increased functional flexibility. For example, a dual set-reset flip-flop may be obtained if each pair of gates is externally cross-coupled.




Positive Logic:  $3 = \overline{1 \cdot 2}$   
Negative Logic:  $3 = \overline{1} + \overline{2}$

Total Power Dissipation = 60 mW typ/pkg  
Propagation Delay Time = 10 ns typ

TYPE NO.	INPUT LOADING FACTOR	(I <sub>F</sub> )	OUTPUT DRIVE	(I <sub>OL</sub> )	TEMPERATURE RANGE
MC508 MC558	1	(-1.33 mA)	15 MC500 series Gates 7 MC500 series Gates	(20 mA) (10 mA)	-55°C to +125°C
MC408 MC458	1	(-1.66 mA)	12 MC400 series Gates 6 MC400 series Gates	(20 mA) (10 mA)	0° to +75°C

SWITCHING TIME TEST CIRCUIT


VOLTAGE WAVEFORMS AND DEFINITIONS



50

**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for only one gate. The other gates are tested in a similar manner. Further, test procedures are shown for only one input of the gate being tested. The other input is tested in the same manner.



TEST CONDITIONS													
mA					Volts								
I <sub>OL</sub>	Pr*	Std	I <sub>OH</sub>		I <sub>in</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>OL</sub>	V <sub>OH</sub>				
			Pr*	Std									
20	10	-1.5	-0.7	1.0	0.45	2.8	4.5	2.0	1.0	5.5	5.0	-	-
20	10	-1.5	-0.7	1.0	0.45	2.8	4.5	1.7	1.2	5.5	5.0	8.0	3.0
20	10	-1.5	-0.7	1.0	0.45	2.8	4.5	1.4	0.9	5.5	5.0	-	-
20	10	-1.2	-0.6	1.0	0.45	3.0	4.5	1.9	1.1	5.5	5.0	-	-
20	10	-1.2	-0.6	1.0	0.45	3.0	4.5	1.8	1.2	5.5	5.0	7.0	3.0
20	10	-1.2	-0.6	1.0	0.45	3.0	4.5	1.7	1.1	5.5	5.0	-	-

TEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW:

Characteristic	Symbol	Pin Under Test	MC508, MC558 Test Limits			MC408, MC458 Test Limits			Unit
			-55°C	+25°C	+75°C	0°C	+25°C	+75°C	
			Min	Max	Min	Max	Min	Max	
Input									
Forward Current	I <sub>F</sub>	1	-1.33	-1.33	-1.33	-1.66	-1.66	-1.66	mAdc
Leakage Current	I <sub>R</sub>	1	100	100	100	100	100	100	μAdc
Inverse Beta Current	I <sub>L</sub>	1	100	100	100	100	100	100	μAdc
Breakdown Voltage	BV <sub>in"0"</sub>	1	5.5	5.5	5.5	5.5	5.5	5.5	Vdc
	BV <sub>in"1"</sub>	1	5.5	5.5	5.5	5.5	5.5	5.5	Vdc
Output									
	Output Voltage	V <sub>out"0"</sub> V <sub>out"1"</sub>	3 3	0.45 2.5	0.45 2.5	0.45 2.5	0.45 2.5	0.45 2.5	Vdc
Leakage Current	I <sub>OLK</sub>	3	250	250	250	250	250	250	μAdc
Short-Circuit Current	I <sub>SC</sub>	3	-10	-45	-10	-45	-10	-45	mAdc
Output Voltage	V <sub>OL</sub>	3	0.40	0.40	0.45	0.40	0.40	0.45	Vdc
	V <sub>OH</sub>	3	2.6	3.2	3.35	3.0	3.1	3.15	Vdc
Power Requirements									
(Total Device) Maximum Power Supply Current	I <sub>max</sub>	4	-	-	20	-	-	20	mAdc
Power Supply Drain	I <sub>PDH</sub>	4	24	24	24	30	30	30	mAdc
	I <sub>PDL</sub>	4	12	12	12	12	12	12	mAdc
Switching Parameters									
Turn-On Delay	t <sub>pd-</sub>	1,3	-	-	20	-	-	20	ns
Turn-Off Delay	t <sub>pd+</sub>	1,3	-	-	20	-	-	20	ns
Rise Time	t <sub>r+</sub>	1,3	-	-	8.0	-	-	8.0	ns
Fall Time	t <sub>r-</sub>	1,3	-	-	5.0	-	-	5.0	ns

\* Prime Fan-Out.  
† Ground inputs to gates not under test, during ALL tests unless otherwise noted.  
‡ The inputs to all gates must be ungrounded.

504