To all our customers

Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



PRELIMINARY Notice: This is not a final specification Some parametric limits are subject to

MITSUBISHI MICROCOMPUTERS

16-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M37735S4BFP is a microcomputer using the 7700 Family core. This microcomputer has a CPU and a bus interface unit. The CPU is a 16-bit parallel processor that can be an 8-bit parallel processor, and the bus interface unit enhances the memory access efficiency to execute instructions fast. This microcomputer also includes a 32 kHz oscillation circuit, in addition to the RAM, multiple-function timers, serial I/O, A-D converter, and so on.

FEATURES


 Number of basic 	103	
Memory size	RAM	2048 bytes
Instruction execution	ition time	
The fastest instru	uction at 25 MHz frequency	160 ns
 Single power sup 	$5 V \pm 10\%$	
Low power dissip	pation (at 25 MHz frequency)	
		47.5 mW (Typ.)
Interrupts		19 types, 7 levels
 Multiple-function 	16-bit timer	
Serial I/O (UART)	or clock synchronous)	3

10-bit A-D converter8-channel inputs 12-bit watchdog timer Programmable input/output (ports P4, P5, P6, P7, P8)37

APPLICATION


Control devices for general commercial equipment such as office automation, office equipment, and so on.

Control devices for general industrial equipment such as communication equipment, and so on.





16-BIT CMOS MICROCOMPUTER





PRELIMINARY



M37735S4BFP

16-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M37735S4BFP

Parameter		Functions	
Number of basic instructions		103	
Instruction execution time		160ns (the fastest instruction at external clock 25 MHz frequency)	
Memory size	RAM	2048 bytes	
Input/Output ports	P5 – P8	8-bit X 4	
input output ports	P4	5-bit X 1	
Multi-function timers	TA0, TA1, TA2, TA3, TA4	16-bit X 5	
Multi-runction timers	TB0, TB1, TB2	16-bit X 3	
Serial I/O	1	(UART or clock synchronous serial I/O) X 3	
A-D converter		10-bit X 1 (8 channels)	
Watchdog timer		12-bit X 1	
Interrupte		3 external types, 16 internal types	
Interrupts		Each interrupt can be set to the priority level $(0 - 7.)$	
Clock generating circuit		2 circuits built-in (externally connected to a ceramic resonator or a quartz-crystal oscillator)	
Supply voltage		5 V ± 10%	
Power dissipation		47.5 mW (at external clock 25 MHz frequency)	
Input/Output observatoriatio	Input/Output voltage	5 V	
Input/Output characteristic	Output current	5 mA	
Memory expansion	· ·	Maximum 1 Mbytes	
Operating temperature range		–20 to 85 °C	
Device structure		CMOS high-performance silicon gate process	
Package		80-pin plastic molded QFP (80P6N-A)	



PRELIMINARY Notice: This is not a final specification. Notice: This is not a final specification. Some parametric limits are subject to change.

16-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input/Output	Functions
Vcc,	Power source		Apply 5 V \pm 10% to Vcc and 0 V to Vss.
Vss			
CNVss	CNVss input	Input	Connect to Vcc.
RESET	Reset input	Input	When "L" level is applied to this pin, the microcomputer enters the reset state.
Xin	Clock input	Input	These are pins of main-clock generating circuit. Connect a ceramic resonator or a quartz-crystal oscillator between XIN and XOUT. When an external clock is used, the clock source should be
Хоит	Clock output	Output	connected to the XiN pin, and the Xou⊤ pin should be left open.
RDE	Read enable output	Output	When data/instruction read is performed, output level of RDE signal is "L".
BYTE	Bus width selection input	Input	This pin determines whether the external data bus has an 8-bit width or a 16-bit width. The data bus has a 16-bit width when "L" signal is input and an 8-bit width when "H" signal is input.
AVcc,	Analog power		Power source input pin for the A-D converter. Externally connect AVcc to Vcc and AVss to Vss.
AVss	source input		
Vref	Reference voltage input	Input	This is reference voltage input pin for the A-D converter.
P00/CS0 P04/CS4	Chip selection output	Output	When the specified external memory area is accessed, CS ₀ – CS ₄ signals are "L".
P05/RSMP	Ready sampling output	Output	The timing signal to be input to the RDY pin is output.
P06/A16, P07/A17	Address output	Output	An address (A16, A17) is output.
P10/A8/D8 – P17/A15/D15		I/O	When the BYTE pin is set to "L" and external data bus has a 16-bit width, high-order data $(D_8 - D_{15})$ is input/output or an address $(A_8 - A_{15})$ is output. When the BYTE pin is "H" and an external data bus has an 8-bit width, only address $(A_8 - A_{15})$ is output.
P20/A0/D0-	Address output	I/O	Low-order data (Do – D7) is input/output or an address (Ao – A7) is output.
P27/A7/D7	/data (low -order) I/O		
P30/WEL	Write enable output	Output	When the BYTE pin is "L" and writing to an even address is performed, output level of WEL signal is "L". When the BYTE pin is "H" and writing to an even address or an odd address is performed, output level of WEL signal is "L".
P31/WEH	Write enable high output	Output	When the BYTE pin is "L" and writing to an odd address is performed, output level of WEH signal is "L". When the BYTE pin is "H", WEH signal is always "H".
P32/ALE	Address latch enable output		This is used to retrieve only the address from the multiplex signal which consists of address and data.
P33/HLDA	Hold acknow- ledge output	Output	This outputs "L" level when the microcomputer enters hold state after a hold request is accepted.
HOLD	Hold request	Input	This is an input pin for HOLD request signal. The microcomputer enters hold state while this signal is "L".
RDY	Ready input	Input	This is an input pin for RDY signal. The microcomputer enters ready state while this signal is "L".
P42/	Clock output	Output	This pin outputs the clock Ø 1.
P43 – P47	I/O port P4	1/0	These pins become a 5-bit I/O port. An I/O direction register is available so that each pin can be programmed for input or output. These ports are in the input mode when reset.
P50 – P57	I/O port P5	I/O	In addition to having the same functions as port P4, these pins also function as I/O pins for timers A0 to A3 and input pins for key input interrupt input $(\overline{Kl_0} - \overline{Kl_3})$.
P60 – P67	I/O port P6	I/O	In addition to having the same functions as port P4, these pins also function as I/O pins for timer A4, input pins for external interrupt input ($\overline{INT_0} - \overline{INT_2}$) and input pins for timers B0 to B2. P67 also functions as sub-clock ϕ sub output pin.
P70 – P77	I/O port P7	I/O	In addition to having the same functions as port P4, these pins function as input pins for A-D converter. P72 to P75 also function as I/O pins for UART2. Additionally, P76 and P77 have the function as the output pin (XCOUT) and the input pin (XCIN) of the sub-clock (32 kHz) oscillation circuit, respectively. When P76 and P77 are used as the XCOUT and XCIN pins, connect a resonator or an oscillator between the both.
P80 – P87	I/O port P8	I/O	In addition to having the same functions as port P4, these pins also function as I/O pins for UART 0 and UART 1.



PRELIMINARY Notice: This is not a final specification. Some parametric limits are subject to change

MITSUBISHI MICROCOMPUTERS M37735S4BFP

16-BIT CMOS MICROCOMPUTER

BASIC FUNCTION BLOCKS

The M37735S4BFP has the same functions as the M37735MHBXXXFP except for the following:

- (1) The memory map is different.
- (2) The processor mode is different.
- (3) The reset circuit is different.
- (4) Pulse output port mode of timer A is available.
- (5) The function of ROM area modification is not available.

Refer to the section on the M37735MHBXXXFP, except for above (1)–(5).

MEMORY

The memory map is shown in Figure 1. The address space has a capacity of 16 Mbytes and is allocated to addresses from 016 to FFFFF16. The address space is divided by 64-Kbyte unit called bank. The banks are numbered from 016 to FF16.

However, banks 10_{16} -FF₁₆ of the M37735S4BFP cannot be accessed.

Built-in RAM and control registers for internal peripheral devices are assigned to bank 016.

Addresses FFD616 to FFFF16 are the RESET and interrupt vector addresses and contain the interrupt vectors. Use ROM for memory of this address.

The 2048-byte area allocated to addresses from 8016 to 87F16 is the built-in RAM. In addition to storing data, the RAM is used as stack during a subroutine call or interrupts.

Peripheral devices such as I/O ports, A-D converter, serial I/O, timer, and interrupt control registers are allocated to addresses from 016 to 7F16.

A 256-byte direct page area can be allocated anywhere in bank 016 by using the direct page register (DPR). In the direct page addressing mode, the memory in the direct page area can be accessed with two words. Hence program steps can be reduced.




Fig. 1 Memory map

PRELIMINARY Notice: This is not a final specification. Some parametric limits are subject to change.

16-BIT CMOS MICROCOMPUTER

000000	
000001	
000002	Port P0 register
000003	Port P1 register
000004	Port P0 direction register
000005	Port P1 direction register
000006	Port P2 register
000007	Port P3 register
800000	Port P2 direction register
000009	Port P3 direction register
00000A	Port P4 register
00000B	Port P5 register
00000C	Port P4 direction register
00000D	Port P5 direction register
00000E	Port P6 register
00000F	Port P7 register
000010	Port P6 direction register
000011	Port P7 direction register
000012	Port P8 register
000013	-
000014	Port P8 direction register
000015	
000016	
000017	
000018	
000019	
00001A	
00001B	
00001C	Pulse output data register 1
00001D	Pulse output data register 0
00001E	A-D control register 0
00001F	A-D control register 1
000020	
000021	A-D register 0
000022	
000023	A-D register 1
000024	A D register 2
000025	A-D register 2
000026	A D register 2
000027	A-D register 3
000028	A D register 4
000029	A-D register 4
00002A	A D register 5
00002B	A-D register 5
00002C	
00002D	A-D register 6
00002E	A D register 7
00002F	A-D register 7
000030	UART 0 transmit/receive mode register
000031	UART 0 baud rate register (BRG0)
000032	
000033	UART 0 transmission buffer register
000034	UART 0 transmit/receive control register 0
000035	UART 0 transmit/receive control register 1
000036	
000037	UART 0 receive buffer register
000038	UART 1 transmit/receive mode register
000039	UART 1 baud rate register (BRG1)
00003A	
00003B	UART 1 transmission buffer register
00003C	UART 1 transmit/receive control register 0
00003D	UART 1 transmit/receive control register 1
00003E	UART 1 receive buffer register

Address (Hev	adecimal notation)	
	,	I
000040 000041	Count start flag	
000041	One-shot start flag	
000043		
000044	Up-down flag	
000045		
000046	Timer A0 register	
000047		
000048 000049	Timer A1 register	
000049 00004A		
00004B	Timer A2 register	
00004C	Timer A2 register	
00004D	Timer A3 register	
00004E	Timer A4 register	
00004F		
000050	Timer B0 register	
000051 000052		
000052	Timer B1 register	
000054		
000055	Timer B2 register	
000056	Timer A0 mode register	
000057	Timer A1 mode register	
000058	Timer A2 mode register	
000059	Timer A3 mode register	
00005A	Timer A4 mode register	
00005B	Timer B0 mode register	
00005C 00005D	Timer B1 mode register Timer B2 mode register	
00005E	Processor mode register 0	
00005F	Processor mode register 1	
000060	Watchdog timer register	
000061	Watchdog timer frequency selection flag	
000062	Waveform output mode register	
000063	Reserved area (Note)	
000064	UART2 transmit/receive mode register	
000065	UART2 baud rate register (BRG2)	
000066 000067	UART2 transmission buffer register	
000068	UART2 transmit/receive control register 0	
000069	UART2 transmit/receive control register 1	
00006A		
00006B	UART2 receive buffer register	
00006C	Oscillation circuit control register 0	
00006D	Port function control register	
00006E	Serial transmit control register	
00006F	Oscillation circuit control register 1 A-D/UART2 trans./rece. interrupt control register	
000070 000071	UART 0 transmission interrupt control register	
000072	UART 0 receive interrupt control register	
000073	UART 1 transmission interrupt control register	
000074	UART 1 receive interrupt control register	
000075	Timer A0 interrupt control register	
000076	Timer A1 interrupt control register	
000077	Timer A2 interrupt control register	
000078	Timer A3 interrupt control register	
000079	Timer A4 interrupt control register Timer B0 interrupt control register	
00007A 00007B	Timer B1 interrupt control register	
00007B	Timer B2 interrupt control register	
00007D	INTo interrupt control register	
00007E	INT1 interrupt control register	
00007F	INT2/Key input interrupt control register	
	Note. Writing to reserved area is disabled.	

Fig. 2 Location of internal peripheral devices and interrupt control registers



PRELIMINARY Notice: This is not a final specification. Some parametric limits are subject to cha

16-BIT CMOS MICROCOMPUTER

Pulse output port mode

The pulse motor drive waveform can be output by using plural internal timer A.

Figure 3 shows a block diagram for pulse output port mode. In the pulse output port mode, two pairs of four-bit pulse output ports are used. Whether using pulse output port or not can be selected by waveform output selection bit (bit 0, bit 1) of waveform output mode register (6216 address) shown in Figure 4. When bit 0 of waveform output selection bit is set to "1", RTP10, RTP11, RTP12, and RTP13 are used as pulse output ports, and when bit 1 of waveform output selection bit is set to "1", RTP00, RTP01, RTP02, and RTP03 are used as pulse output ports. When bits 1 and 0 of waveform output selection bit are set to"1", RTP10, RTP11, RTP12, and RTP13, and RTP00, RTP01, RTP02, and RTP03 are used as pulse output ports. The ports not used as pulse output ports can be used as normal parallel ports, timer input/output or key input interruput input.

In the pulse output port mode, set timers A0 and A2 to timer mode as timers A0 and A2 are used. Figure 5 shows the bit configuration of timer A0, A2 mode registers in pulse output port mode.

Data can be set in each bit of the pulse output data register corresponding to four ports selected as pulse output ports. Figure 6

shows the bit configuration of the pulse output data register. The contents of the pulse output data register 1 (low-order four bits of 1C16 address) corresponding to RTP10, RTP11, RTP12, and RTP13 is output to the ports each time the counter of timer A2 becomes 000016. The contents of the pulse output data register 0 (low-order four bits of 1D16 address) corresponding to RTP00, RTP01, RTP02, and RTP03 is output to the ports each time the counter of timer A0 becomes 000016.

Figure 7 shows example of waveforms in pulse output port mode. When "0" is written to a specified bit of the pulse output data register, "L" level is output to the corresponding pulse output port when the counter of corresponding timer becomes 000016, and when "1" is written, "H" level is output to the pulse output port.

Pulse width modulation can be applied to each pulse output port. Since pulse width modulation involves the use of timers A1 and A3, activate these timers in pulse width modulation mode.




Fig. 3 Block diagram for pulse output port mode



RTP10, RTP11, RTP12, and RTP13 are applied pulse width modulation by timer A3 by setting the pulse width modulation selection bit by timer A3 (bit 5) of the waveform output mode register to "1".

PRELIMINARY Notice: This is not a final specification. Some parametric limits are subject to ch

RTP00, RTP01, RTP02, and RTP03 are applied pulse width modulation by timer A1 by setting the pulse width modulation selection bit by timer A1 (bit 4) of the waveform output mode register to "1".

The contents of the pulse output data register 0 can be reversed and output to pulse output ports RTP00, RTP01, RTP02, and RTP03 by the polarity selection bit (bit 3) of the waveform output mode register. When the polarity selection bit is "0", the contents of the pulse output data register 0 is output unchangeably, and when "1", the contents of the pulse output data register 0 is reversed and output. When pulse width modulation is applied, likewise the polarity reverse to pulse width modulation can be selected by the polarity selection bit.




Fig. 4 Waveform output mode register bit configuration




Fig. 5 Timer A0, A2 mode register bit configuration in pulse output port mode




Fig. 6 Pulse output data register bit configuration



PRELIMINARY Notice: This is not a final specification. Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

M37735S4BFP

Output signal at each time when timer A2 becomes 0000	16	Π	Π				Π	Π
RTP13(P57)								
RTP12(P56)								
RTP11(P55)								
RTP10(P54)							9	
Output signal at each time	Exampl	e of pulse outpu	t port (RTP10 -	- RTP13) whe	en pulse wic	th modulati	on is applied by t	timer A3.
when timer A2 becomes 0000	16	Γ	ſ					Γ
RTP13(P57)				0				
RTP12(P56)			un	ากบ				
RTP11(P55)		-	9.				11	
RTP10(P54)	6							
	Exampl by time	e of pulse outpu A1 with polarity	t port (RTP00 - selection bit =	- RTP03) whe = "1".	en pulse wid	th modulati	on is applied	
Output signal at each time when timer A0 becomes 0000		П	П	П	П	П	П	П
RTP03(P53)								
RTP02(P52)								
RTP01(P51)								





16-BIT CMOS MICROCOMPUTER

PROCESSOR MODE

Only the microprocessor mode can be selected.

Figure 9 shows the functions of pins $P00/\overline{\text{CS}_0}-P47$ in the microprocessor mode.

Figure 10 shows external memory area for the microprocessor mode. Access to the external memory is affected by the BYTE pin, the wait bit (bit 2 of the processor mode register 0 at address 5E₁₆), and the wait selection bit (bit 0 of the processor mode register 1 at address 5F₁₆).

• BYTE pin

When accessing the external memory, the level of the BYTE pin is used to determine whether to use the data bus as 8-bit width or 16-bit width.

The data bus has a width of 8 bits when level of the BYTE pin is "H", and pins P20/A0/D0 - P27/A7/D7 are the data I/O pins.

The data bus has a width of 16 bits when the level of the BYTE pin is "L", and pins $P2_0/A_0/D_0 - P2_7/A_7/D_7$ and pins $P1_0/A_8/D_8 - P1_7/A_{15}/D_{15}$ are the data I/O pins.

When accessing the internal memory, the data bus always has a width of 16 bits regardless of the BYTE pin level.




Fig. 8 Processor mode register bit configuration



PRELIMINARY Notice: This is not a final specification. Notice: This is not a final specification change. Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS M37735S4BFP

16-BIT CMOS MICROCOMPUTER

	PM1	1
PM0		0
	Mode Pin	Microprocessor mode
	RDE	RDE (Note)
CSo to RSMP,	CS4 A16, A17	(RDE, WEL, WEH P00/CS0 to P04/CS4 P05/RSMP RSMP P06/A16 P07/A17 Address A16, A17
P10/A8/D8 to	BYTE = "L"	(RDE, WEL, WEH P10/A8/D8 to P17/A15/D15 Data(odd)
P17/A15/D15	BYTE = "H"	(RDE, WEL, WEH P10/A8/D8 to P17/A15/D15 Address A8 – A15
P2o/Ao/Do to	BYTE = "L"	(RDE, WEL, WEH P20/A0/D0 to P27/A7/D7 A0 to A7 Address Data(even)
P27/A7/D7	BYTE = "H"	(RDE, WEL, WEH P20/A0/D0 to P27/A7/D7 A0 to A7 Address Data (odd.even)
P30// P31// P32/A P33/H	VEH, NLE,	P30/WEL (Note) P31/WEH WEH (Note) P32/ALE ALE P33/HLDA HLDA
HOLD, RDY, P42/ ∳1, Ports P4		RDE, WEL, WEH) HOLD HOLD RDY RDY P42/ \$1 (Note) P43 I/O Port to I/O Port

Fig. 9 Functions of pins P00/CS0 to P47 in microprocessor mode

Note. The signal output disable selection bit (bit 6 of the oscillation circuit control register 0) can stop the ϕ 1 output in the microprocessor mode. In this mode, signals RDE, WEL, WEH can also be fixed to "H" when the internal memory area is accessed.





Wait bit

As shown in Figure 11, when the external memory area is accessed with the wait bit (bit 2 of the processor mode register 0 at address 5E16) cleared to "0", the access time can be extended compared with no wait (the wait bit is "1").

The access time is extended in two ways and this is selected with the wait selection bit (bit 0 of the processor mode register 1 at address $5F_{16}$).

When this bit is "1", the access time is 1.5 times compared to that for no wait. When this bit is "0", the access time is twice compared to that for no wait.

At reset, the wait bit and the wait selection bit are "0".

Access to internal memory area is always performed in the no wait mode regardless of the wait bit.

The processor modes are described below.




Fig. 10 External memory area for microprocessor mode




Fig. 11 Relationship between wait bit, wait selection bit, and access time

(1) Microprocessor mode [10]

The microcomputer enters the microprocessor mode after connecting the CNVss pin to Vcc and starting from reset.

Pin \overline{RDE} is the output pin for the read enable signal (\overline{RDE}).

 $\overline{\text{RDE}}$ is "L" during the data read term in the read cycle. When the internal memory area is read, $\overline{\text{RDE}}$ can be fixed to "H" by setting the signal output disabe selection bit (bit 6 of the oscillation circuit control register 0) to "1".





CSo to CS4 are the chip select signals and are "L" when the address shown in Table 2 is accessed. RSMP is the ready-sampling signal which is output for the RDY input described later when the external memory area is accessed. By inputting logical AND of RSMP and $\overline{CS_n}$ (n = 0 to 4) to the RDY pin, read/write term for any address areas can be extended by 1 cycle of clock ϕ 1. In addition, the read/write term can also be extended by 2 cycles of clock ϕ 1 if the above function and wait 0/1 function specified with the wait bit are used together.

PRELIMINARY

: This is not a final specification. : This is not a final specification. : parametric limits are subject to

Pins P10/A8/D8 - P17/A15/D15 have two functions depending on the level of the BYTE pin.

When the BYTE pin level is "L", pins P10/A8/D8 - P17/A15/D15 function as address (A8 to A15) output pins while RDE or WEL, WEH are "H" and as odd address data I/O pins while these signals are "L". However, if an internal memory is read, external data is ignored while RDE is "L".

When the BYTE pin level is "H", pins P10/A8/D8 - P17/A15/D15 function as address (A8 to A15) output pins.

Pins P20/A0/D0 - P27/A7/D7 have two functions depending on the level of the BYTE pin.

When the BYTE pin level is "L", pins P20/A0/D0 - P27/A7/D7 function as address (Ao to A7) output pins while RDE or WEL, WEH are "H" and as even address data I/O pins while these signals are "L". However, if an internal memory is read, external data is ignored while RDE is "L".

When the BYTE pin level is "H", pins P20/A0/D0 - P27/A7/D7 function as address (Ao to A7) output pins while RDE or WEL, WEH are "H" and as even and odd address data I/O pins while these signals are "L". However, if an internal memory is read, external data is ignored while RDE is "L".

WEL, WEH are the write-enable low signal and the write-enable high signal, respectively. These signals are "L" during the data write term of the write cycle, but their operations differ depending on the BYTE pin level.

In the case the BYTE pin level is "L", WEL is "L" when writing to an even address, WEH is "L" when writing to an odd address, and both WEL and WEH are "L" when writing to even and odd addresses. In the case the BYTE pin level is "H", regardless of address, only WEL is "L", and WEH retains "H". WEL and WEH can also be fixed to "H" when the internal memory is accessed, same as RDE, by writing "1" to the signal output disable selection bit.

ALE is an address latch enable signal used to latch the address signal from a multiplexed signal of address and data. The latch is transparent while ALE is "H" to let the address signal pass through and held while ALE is "L".

HLDA is a hold acknowledge signal and is used to notify externally when the microcomputer receives HOLD input and enters into hold state

HOLD is a hold request signal. It is an input signal used to put the microcomputer in hold state. HOLD input is accepted when the internal clock ϕ falls from "H" level to "L" level while the bus is not used.

Pins $P00/\overline{CS_0} - P31/\overline{WEH}$ and \overline{RDE} are floating while the microcomputer stays in hold state. After HLDA signal changes to "L" level and one cycle of internal clock o passed, these ports become floating. After HLDA signal changes to "H" level and one cycle of internal clock o passed, these ports are released from floating state.

 \overline{RDY} is a ready signal. If this signal goes "L", the internal clock ϕ stops at "L". RDY is used when slow external memory is attached. P42/ ϕ 1 pin is an output pin for clock ϕ 1. The ϕ 1 output is independent of \overline{RDY} and does not stop even when internal clock ϕ stops because of "L" input to the RDY pin.

meet

ENESAS RenesasTechnologyCorp.



16-BIT CMOS MICROCOMPUTER

As shown in Table 3, ϕ 1 output can be stopped with the signal output disable selection bit = "1". In this case, write "1" to the port P4₂ direction register.

Table 1 shows the relationship between the CNVss pin input level and the processor mode.

Table 2.	Relationship	between acces	s addresses and	d chip-select signals CSo to CS4	

		· · · · · · · · · · · · · · · · · · ·
Chip-select	Area	Access address
signal	7.104	Microprocessor mode 00 088016 to 00 7FFF16 ot 03 FFFF16 04 000016 to 07 FFFF16 08 000016
	The first half of bank 0016 except	00 088016
CS ₀	internal memory area	to
		00 7FFF16
	The latter half of bank 0016 except	00 800016
CS1	internal memory area and banks	to
	0116 to 0316.	Microprocessor mode 16 except 00 088016 16 except 00 7FFF16 016 except 00 800016 1d banks to 03 FFFF16 04 000016 10 07 FFF16
		04 000016
CS ₂	Banks 0416 to 0716	
		Microprocessor mode 116 except 00 088016 100 00 07FFF16 00 07FFF16 0016 except 00 800016 nd banks to 03 FFFF16 04 000016 07 FFFF16 07 FFFF16 08 000016 to 07 FFFF16 08 000016 08 000016 to 08 FFFF16 08 FFFF16 08 FFFF16 00 FFFF16 00 FFFF16 00 FFFF16
		08 000016
CS ₃	Banks 0816 to 0B16	
		0B FFFF16
		0C 000016
CS4	Banks 0C16 to 0F16	
		OF FFF16

Table 3. Function of signal output disable selection bit CM6 (bit 6 of oscillation circuit control register 0)

Processor mode	Pin	Function			
1 TOCESSOI MODE	1 111	CM6 = "0"	CM6 = "1"		
Microprocessor mode	RDE, WEL, WEH	RDE, WEL, WEH are output when the internal/external memory area is accessed. After WIT/STP instruction is executed, "H" is output.	RDE, WEL, WEH are output only when the external memory area is accessed. "L" is output after WIT/STP instruction is executed * Standby state selection bit (bit 0 of port function control register) must be set to "1".		
	¢ 1	Clock ϕ 1 is output independent of ϕ 1 output selection bit.	"H" or "L" is output. (Contents of P42 port latch is output.) * Port P42 direction register must be set to "1".		

Note. Functions shown in Table 3 cannot be emulated with a debugger. For the oscillation circuit control register 0 and port function control register, refer to Figures 64 and 11 in data sheet "M37735MHBXXXFP", respectively.



CNVss	Mode	Description
Vcc		Microprocessor mode upon starting after reset.

Table 1. Relationship between CNVss pin input levels and processor

PRELIMINARY Notice: This is not a final specification. Some parametric limits are subject to change

MITSUBISHI MICROCOMPUTERS M37735S4BFP

16-BIT CMOS MICROCOMPUTER

RESET CIRCUIT

The microcomputer is released from the reset state when the RESET pin is returned to "H" level after holding it at "L" level with the power source voltage at 5 V \pm 10%. Program execution starts at the address formed by setting address A₂₃ – A₁₆ to 0016, A₁₅ – A₈ to the contents of address FFFF16, and A₇ – A₀ to the contents of address FFFE16. Figure 13 shows an example of a reset circuit. If the stabilized clock is input from the external to the main-clock oscillation circuit, the reset

input voltage must be 0.9 V or less when the power source voltage reaches 4.5 V. If a resonator/oscillator is connected to the main-clock oscillation circuit, change the reset input voltage from "L" to "H" after the main-clock oscillation is fully stabilized.

Figure 12 shows the status of the internal registers during reset.

		Address
0016	Watchdog timer frequency selection flag	(6116)••• 0
0016	Waveform output mode register	(6216) 0 0 0 0 0 0 0
0016	UART2 transmit/receive mode register	(6416)••• 0 0 0 0 0 0 0
	UART2 transmit/receive control register 0	(6816)
0016	UART2 transmit/receive control register 1	(6916) 0 0 0 0 0 0 1 0
0016	Oscillation circuit control register 0	(6C16)••• 0 0 0 0 0 1
0016	Port function control register	(6D16)••• 0016
0016	Serial transmit control register	(6E16)••• 0 0
0016	Oscillation circuit control register 1	(6F16) 0 0 0 0 0 0
0 0 0 0 ? ? ?	A-D/UART2 trans./rece. interrupt control register	(7016)
00011	UART 0 transmission interrupt control register	(7116)
0016	UART 0 receive interruupt control register	(7216)
0016	UART 1 transmission interrupt control register	(7316)
0 0 0 1 0 0 0	UART 1 receive interruupt control register	(7416)
0 0 0 1 0 0 0	Timer A0 interrupt control register	(7516)
0 0 0 0 0 1 0	Timer A1 interrupt control register	(7616)
0 0 0 0 0 1 0	Timer A2 interrupt control register	(7716)
0016	Timer A3 interrupt control register	(7816)
00000	Timer A4 interrupt control register	(7916)
0016	Timer B0 interrupt control register	(7A16)
0016	Timer B1 interrupt control register	(7B16)
0016	Timer B2 interrupt control register	(7C16)••• 0 0 0 0
0016	INTo interrupt control register	(7D16)••• 0 0 0 0 0 0 0
0016	INT1 interrupt control register	(7E16)
0016	INT2/key input interrupt control register	(7F16)
0 1 0 0 0 0 0	Processor status register (PS)	0 0 0 ? ? 0 0 0 1 ? ?
0 1 0 0 0 0	Program bank register (PG)	0016
0 1 0 0 0 0	Program counter (РСн)	Content of FFFF16
0016	Program counter (PCL)	Content of FFFE16
	Direct page register (DPR)	000016
FFF16	Data bank register (DT)	0016
	FFF16	Direct page register (DPR)


Contents of other registers and RAM are undefined during reset. Initialize them by software.

Fig. 12 Microcomputer internal status during reset





16-BIT CMOS MICROCOMPUTER



5

Fig. 13 Example of a reset circuit

ADDRESSING MODES

The M37735S4BFP has 28 powerful addressing modes.Refer to the MITSUBISHI SEMICONDUCTORS DATA BOOK SINGLE-CHIP 16-BIT MICROCOMPUTERS for the details of each addressing mode.

MACHINE INSTRUCTION LIST

The M37735S4BFP has 103 machine instructions. Refer to the MITSUBISHI SEMICONDUCTORS DATA BOOK SINGLE-CHIP 16-BIT MICROCOMPUTERS for details.





ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage		-0.3 to +7	V
AVcc	Analog power source voltage		-0.3 to +7	V
Vi	Input voltage RESET, CNVss, BYTE		-0.3 to +12	V
Vi	Input voltage P10/A8/D8 – P17/A15/D15, P20/A0/D0 – P27/A7/D7,			
	P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, VREF, XIN, HOLD, RDY		-0.3 to Vcc + 0.3	V
Vo	Output voltage P00/CS0 – P07/A17, P10/A8/D8 – P17/A15/D15, P20/A0/D0 – P27/A7/D7, P30/WEL – P33/HLDA, P42/ φ 1, P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, X00T, RDE		-0.3 to Vcc + 0.3	v
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature		-20 to +85	°C
Tstg	Storage temperature		-40 to +150	°C

RECOMMENDED OPERATING CONDITIONS (Vcc = 5 V ± 10%, Ta = -20 to +85 °C, unless otherwise noted)

Symbol	Parameter		Limits		Linit
Symbol			Тур.	Max.	Unit
Vaa	f(XIN) : Operating	4.5	5.0	5.5	v
Vcc	Power source voltage $f(XIN)$: Stopped, $f(XCIN) = 32.768$ kHz	2.7		5.5	
AVcc	Analog power source voltage		Vcc		V
Vss	Power source voltage		0		V
AVss	Analog power source voltage		0		V
Viн	High-level input voltage HOLD, RDY, P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, XIN, RESET, CNVss, BYTE, XCIN (Note 3)	0.8 Vcc		Vcc	v
Vih	High-level input voltage P10/A8/D8 – P17/A15/D15, P20/A0/D0 – P27/A7/D7	0.5 Vcc		Vcc	V
VIL	Low-level input voltage HOLD, RDY, P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, XIN, RESET, CNVss, BYTE, XCIN (Note 3)	0		0.2Vcc	v
VIL	Low-level input voltage P10/A8/D8 - P17/A15/D15, P20/A0/D0 - P27/A7/D7	0		0.16Vcc	V
IOH(peak)	High-level peak output current P00/CS ₀ – P07/A17, P10/A8/D8 – P17/A15/D15, P20/A0/D0 – P27/A7/D7, P30/WEL – P33/HLDA, P42/ φ1, P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87			-10	mA
IOH(avg)	High-level average output current P00/CS0 – P07/A17, P10/A8/D8 – P17/A15/D15, P20/A0/D0 – P27/A7/D7, P30/WEL – P33/HLDA, P42/ 0, 1, P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87			-5	mA
IOL(peak)	Low-level peak output current $P00/CS_0 - P07/A17$, $P10/A8/D8 - P17/A15/D15$, P20/A0/D0 - P27/A7/D7, $P30/WEL - P33/HLDA$, $P42/\phi 1$, $P43$, $P54 - P57$, $P60 - P67$, $P70 - P77$, P80 - P87			10	mA
IOL(peak)	Low-level peak output current P44 – P47, P50 – P53			20	mA
IOL(avg)	Low-level average output current P00/CS0 – P07/A17, P10/A8/D8 – P17/A15/D15, P20/A0/D0 – P27/A7/D7, P30/WEL – P33/HLDA, P42/ \ 0, 1, P43, P54 – P57,P60 – P67, P70 – P77, P80 – P87			5	mA
IOL(avg)	Low-level average output current P44 – P47, P50 – P53			15	mA
f(XIN)	Main-clock oscillation frequency (Note 4)			25	MHz
f(XCIN)	Sub-clock oscillation frequency		32.768	50	kHz

Notes 1. Average output current is the average value of a 100 ms interval.

- 2. The sum of IOL(peak) for ports $P00/\overline{CS0} P07/A17$, P10/A8/D8 P17/A15/D15, P20/A0/D0 P27/A7/D7, P30/WEL P33/HLDA and P8 must be 80 mA or less, the sum of IOH(peak) for ports $P00/\overline{CS0} P07/A17$, P10/A8/D8 P17/A15/D15, P20/A0/D0 P27/A7/D7, P30/WEL P33/WEL P3
- 3. Limits VIH and VIL for XCIN are applied when the sub clock external input selection bit = "1".
- 4. The maximum value of $f(X_{IN}) = 12.5$ MHz when the main clock division selection bit = "1".



I.

Currente e l	Parameter	Test conditions		Limits		.
Symbol	Parameter	Test conditions	Min.	Max.	Unit	
Vон	High-level output voltage P00/CSo – P07/A17, P10/A8/D8 – P17/A15/D15, P20/A0/D0 – P27/A7/D7, P33/HLDA, P42/ φ 1, P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87	юн = -10 mA	3			v
Vон	High-level output voltage P00/CS0 – P07/A17, P10/A8/D8 – P17/A15/D15, P20/A0/D0 – P27/A7/D7, P33/HLDA, P42/ \ d 1	юн = -400 μА	4.7			V
Vон	High-level output voltage P30/WEL, P31/WEH, P32/ALE	юн = -10 mA юн = -400 µ A	3.1 4.8			V
Vон	High-level output voltage RDE	юн = -10 mA юн = -400 µ A	3.4 4.8			V
Vol	Low-level output voltage P00/CSo – P07/A17, P10/A8/D8 – P17/A15/D15, P20/A0/D0 – P27/A7/D7, P33/HLDA, P42/ φ 1, P43, P54 – P57, P60 – P67, P70 – P77, P80 – P87	lol = 10 mA			2	v
Vol	Low-level output voltage P44 – P47, P50 – P53	IoL = 20 mA			2	V
Vol	Low-level output voltage P00/CS0 – P07/A17, P10/A8/D8 – P17/A15/D15, P20/A0/D0 – P27/A7/D7, P33/HLDA, P42/ \ 1	lol = 2 mA	20		0.45	V
Vol	Low-level output voltage P30/WEL, P31/WEH, P32/ALE	IOL = 10 mA IOL = 2 mA			1.9 0.43	V
Vol	Low-level output voltage RDE	IOL = 10 mA IOL = 2 mA			1.6 0.4	V
Vt+ – Vt-	Hysteresis HOLD, RDY, TA0IN – TA4IN, TB0IN – TB2IN, INT0 – INT2, ADTRG, CTS0, CTS1, CTS2, CLK0, CLK1, CLK2, KI0 – KI3	1	0.4		1	v
Vt+-Vt-	Hysteresis RESET		0.2		0.5	V
Vt+ – Vt–	Hysteresis XIN	100	0.1		0.4	V
Vt+ – Vt–	Hysteresis XCIN (When external clock is input)		0.1		0.4	V
Ін	High-level input current P1o/As/Ds – P17/A15/D15, P2o/Ao/Do – P27/A7/D7, P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, XIN, RESET, CNVss, BYTE	VI = 5 V			5	μA
lı.	Low-level input current P1o/Aø/D8 – P17/A15/D15, P2o/Ao/D0 – P27/A7/D7, P43 – P47, P50 – P53, P60, P61, P65 – P67, P70 – P77, P80 – P87, XIN, RESET, CNVss, BYTE	VI = 0 V			-5	μA
lıl.	Low-level input current P54 – P57, P62 – P64	V _I = 0 V, without a pull-up transistor			-5	μΑ
		V _I = 0 V, with a pull-up transistor	-0.25	-0.5	-1.0	mA
Vram	RAM hold voltage	When clock is stopped.	2			V

ELECTRICAL CHARACTERISTICS (Vcc = 5 V, Vss = 0 V, Ta = -20 to +85 °C, f(XIN) = 25 MHz, unless otherwise noted)



PRELIMINARY Notice: This is not a final specification. Some parametric limits are subject to change.

16-BIT CMOS MICROCOMPUTER

Symbol	Parameter		Test conditions	Min.	Limits Typ.	Max.	Unit
			Vcc = 5 V, $f(X_{IN}) = 25 \text{ MHz}$ (square waveform), $(f(f_2) = 12.5 \text{ MHz}),$ $f(X_{CIN}) = 32.768 \text{ kHz},$ in operating (Note 1)	WIIT.	11.4	22.8	mA
			Vcc = 5 V, f(X N) = 25 MHz (square waveform), $(f(f_2) = 1.5625$ MHz), $f(X_{C N})$: Stopped in operating (Note 1)		1.6	3.2	mA
	Power source current	When external bus is in use, output pins are open, and other pins are Vss.	Vcc = 5 V, $f(X_{IN}) = 25$ MHz (square waveform), $f(X_{CIN}) = 32.768$ kHz, when a WIT instruction is executed (Note 2)		10	20	μA
			Vcc = 5 V, f(X N) : Stopped, f(XC N) = 32.768 kHz, in operating (Note 3)	20	60	120	μA
			Vcc = 5 V, $f(X_{IN})$: Stopped, $f(X_{CIN}) = 32.768 \text{ kHz},$ when a WIT instruction is executed (Note 4)		5	10	μA
			Ta = 25 °C, when clock is stopped			1	μA
			Ta = 85 °C, when clock is stopped			20	μA

ELECTRICAL CHARACTERISTICS (Vcc = 5 V, Vss = 0 V, Ta = -20 to +85 °C, unless otherwise noted)

Notes 1. This applies when the main clock external input selection bit = "1", the main clock division selection bit = "0", and the signal output stop bit = "1".

2. This applies when the main clock external input selection bit = "1" and the system clock stop bit at wait state = "1".

3. This applies when CPU and the clock timer are operating with the sub clock (32.768 kHz) selected as the system clock.

4. This applies when the XCOUT drivability selection bit = "0" and the system clock stop bit at wait state = "1".

A-D CONVERTER CHARACTERISTICS

(Vcc = AVcc = 5 V, Vss = AVss = 0 V, Ta = -20 to +85 °C, f(XIN) = 25 MHz, unless otherwise noted (Note))

Symbol	Parameter	Test conditions		Linit		
			Min.	Тур.	Max.	Unit
—	Resolution	VREF = VCC			10	Bits
—	Absolute accuracy	VREF = VCC			± 3	LSB
RLADDER	Ladder resistance	VREF = VCC	10		25	kΩ
t CONV	Conversion time		9.44			μs
Vref	Reference voltage		2		Vcc	V
VIA	Analog input voltage		0		Vref	V

Note. This applies when the main clock division selection bit = "0" and $f(f_2) = 12.5$ MHz.



PRELIMINARY Notice: This is not a final specification. Some parametric limits are subject to change.

TIMING REQUIREMENTS (Vcc = 5 V \pm 10%, Vss = 0 V, Ta = -20 to +85 °C, f(XIN) = 25 MHz, unless otherwise noted (Note 1)) **Notes 1.** This applies when the main clock division selection bit = "0" and f(f2) = 12.5 MHz.

2. Input signal's rise/fall time must be 100 ns or less, unless otherwise noted.

External clock input

Symbol	Parameter	Lir	Unit	
		Min.	Max.	
tc	External clock input cycle time (Note 1)	40		ns
tw(H)	External clock input high-level pulse width (Note 2)	15		ns
tw(L)	External clock input low-level pulse width (Note 2)	15		ns
tr	External clock rise time		8	ns
tr	External clock fall time		8	ns

Notes 1. When the main clock division selection bit = "1", the minimum value of $t_c = 80$ ns.

2. When the main clock division selection bit = "1", values of tw(H) / tc and tw(L) / tc must be set to values from 0.45 through 0.55.

Microprocessor mode

Symbol	Parameter		Limits	
Symbol			Max.	Unit
tsu(P4D–RDE)	Port P4 input setup time	60		ns
tsu(P5D-RDE)	Port P5 input setup time	60		ns
tsu(P6D-RDE)	Port P6 input setup time	60		ns
tsu(P7D–RDE)	Port P7 input setup time	60		ns
tsu(P8D-RDE)	Port P8 input setup time	60		ns
th(RDE-P4D)	Port P4 input hold time	0		ns
th(RDE-P5D)	Port P5 input hold time	0		ns
th(RDE–P6D)	Port P6 input hold time	0		ns
th(RDE-P7D)	Port P7 input hold time	0		ns
th(RDE–P8D)	Port P8 input hold time	0		ns

Microprocessor mode

Symbol	Parameter		Limits		
		Min.	Max.	Unit	
tsu(D–RDE)	Data input setup time	32		ns	
tsu(RDY- ϕ 1)	RDY input setup time	55		ns	
tsu(HOLD− φ 1)	HOLD input setup time	55		ns	
th(RDE–D)	Data input hold time	0		ns	
th(ϕ 1–RDY)	RDY input hold time	0		ns	
th(ϕ 1–HOLD)	HOLD input hold time	0		ns	



PRELIMINARY Notice: This is not a final specification. Some parametric limits are subject to chan

M37735S4BFP

16-BIT CMOS MICROCOMPUTER

Timer A input (Count input in event counter mode)

Symbol	Parameter		Limits		
		Min.	Max.	Unit	
tc(TA)	TAin input cycle time	80		ns	
tw(TAH)	TAin input high-level pulse width	40		ns	
tw(TAL)	TAin input low-level pulse width	40		ns	

Timer A input (Gating input in timer mode)

Symbol	Parameter		Limits		
		Min.	Max.	Unit	
tc(TA)	TAin input cycle time (Note)	320		ns	
tw(TAH)	TAin input high-level pulse width (Note)	160		ns	
tw(TAL)	TAin input low-level pulse width (Note)	160		ns	

Note. Limits change depending on f(XIN). Refer to "DATA FORMULAS".

Timer A input (External trigger input in one-shot pulse mode)

Symbol		Parameter			Lir	nits	Unit
Cymbol			i arameter		Min.	Max.	
tc(TA)	TAilN input cycle time (Note)		20	2	320		ns
tw(TAH)	TAilN input high-level pulse width		-		80		ns
tw(TAL)	TAilN input low-level pulse width				80		ns

Note. Limits change depending on $f(X_{IN})$. Refer to "DATA FORMULAS".

Timer A input (External trigger input in pulse width modulation mode)

Symbol	Parameter		Limits		
		Min.	Max.	Unit	
tw(TAH)	TAil input high-level pulse width	80		ns	
tw(TAL)	TAin input low-level pulse width	80		ns	

Timer A input (Up-down input in event counter mode)

Symbol	Parameter	Lir	Unit	
		Min.	Max.	
tc(UP)	TAiout input cycle time	2000		ns
tw(UPH)	TAiout input high-level pulse width	1000		ns
tw(UPL)	TAiout input low-level pulse width	1000		ns
tsu(UP–Tıℕ)	TAiout input setup time	400		ns
th(Tıℕ–UP)	TAiout input hold time	400		ns

Timer A input (Two-phase pulse input in event counter mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	Unit
tc(TA)	TAjın input cycle time	800		ns
tsu(TAjın−TAjou⊤)	TAjin input setup time	200		ns
tsu(TAjout–TAjin)	TAjout input setup time	200		ns



PRELIMINARY Notice: This is not a final specification. Notice: This is not a final specification char Some parametric limits are subject to char

M37735S4BFP

16-BIT CMOS MICROCOMPUTER

Timer B input (Count input in event counter mode)

Symbol	Parameter	Lir	1.1.4.14	
		Min.	Max.	Unit
tc(TB)	TBin input cycle time (one edge count)	80		ns
tw(TBH)	TBin input high-level pulse width (one edge count)	40		ns
tw(TBL)	TBin input low-level pulse width (one edge count)	40		ns
tc(TB)	TBin input cycle time (both edges count)	160		ns
tw(TBH)	TBin input high-level pulse width (both edges count)	80		ns
tw(TBL)	TBin input low-level pulse width (both edges count)	80		ns

Timer B input (Pulse period measurement mode)

Symbol	Parameter		Limits		
	Falameter	Min.	Max.	Unit	
tc(TB)	TBin input cycle time (Note)	320		ns	
tw(TBH)	TBin input high-level pulse width (Note)	160		ns	
tw(TBL)	TBin input low-level pulse width (Note)	160		ns	

Note. Limits change depending on f(XIN). Refer to "DATA FORMULAS".

Timer B input (Pulse width measurement mode)

Symbol	Parameter			Limits		Unit
				Min.	Max.	Unit
tc(TB)	TBin input cycle time (Note)			320		ns
tw(TBH)	TBin input high-level pulse width (Note)		-	160		ns
tw(TBL)	TBiin input low-level pulse width (Note)			160		ns

Note. Limits change depending on f(XIN). Refer to "DATA FORMULAS".

A-D trigger input

Symbol	Parameter	Limits		Unit	
		Min.	Max.		
tc(AD)	ADTRG input cycle time (minimum allowable trigger)		1000		ns
tw(ADL)	ADTRG input low-level pulse width		125		ns

Serial I/O

Serial I/O					
Symbol	Parameter	Lir	nits	Unit	
Symbol		Min.	Max.		
tc(CK)	CLKi input cycle time		200		ns
tw(CKH)	CLKi input high-level pulse width		100		ns
tw(CKL)	CLKi input low-level pulse width		100		ns
td(C–Q)	TxDi output delay time			80	ns
th(C–Q)	TxDi hold time		0		ns
tsu(D–C)	RxDi input setup time		30		ns
th(C–D)	RxDi input hold time		90		ns

External interrupt INTi input, key input interrupt Kli input

Symbol	Parameter	Limits		Unit
		Min.	Max.	Unit
tw(INH)	INTi input high-level pulse width	250		ns
tw(INL)	INTi input low-level pulse width	250		ns
tw(KIL)	Kii input low-level pulse width	250		ns





DATA FORMULAS

Timer A input (Gating input in timer mode)

Symbol	Parameter	Limits	Unit	
Gymbol			Max.	Unit
tc(TA)	TAin input cycle time	$\frac{8 \times 10^9}{2 \bullet f(f_2)}$		ns
tw(TAH)	TAiın input high-level pulse width	$\frac{4 \times 10^9}{2 \bullet f(f_2)}$		ns
tw(TAL)	TAin input low-level pulse width	$\frac{4 \times 10^9}{2 \cdot f(f_2)}$		ns

Timer A input (External trigger input in one-shot pulse mode)

Symbol	Symbol Parameter	Limi	Linit	
Cymbol		Min.	Max.	- Unit
tc(TA)	TAin input cycle time	$\frac{8 \times 10^9}{2 \bullet f(f_2)}$		ns

Timer B input (In pulse period measurement mode or pulse width measurement mode)

Symbol	Parameter	Limits	Unit
Cymbol		Min. Max.	Unit
tc(TB)	TBin input cycle time	$\frac{8 \times 10^9}{2 \bullet f(f_2)}$	ns
tw(TBH)	TBin input high-level pulse width	$\frac{4 \times 10^9}{2 \cdot f(f_2)}$	ns
tw(TBL)	TBin input low-level pulse width	$\frac{4 \times 10^9}{2 \bullet f(f_2)}$	ns

Note. f(f2) represents the clock f2 frequency.

For the relation to the main clock and sub clock, refer to Table 10 in data sheet "M37735MHBXXXFP".





SWITCHING CHARACTERISTICS

(Vcc = 5 V \pm 10%, Vss = 0 V, Ta = -20 to +85°C, f(XiN) = 25 MHz, unless otherwise noted (Note))

Microprocessor mode

Symbol	Parameter	Test conditions	Lir	Unit	
Cymbol			Min.	Max.	
td(WE–P4Q)	Port P4 data output delay time	Fig. 14		80	ns
td(WE–P5Q)	Port P5 data output delay time			80	ns
td(WE–P6Q)	Port P6 data output delay time			80	ns
td(WE–P7Q)	Port P7 data output delay time			80	ns
td(WE–P8Q)	Port P8 data output delay time			80	ns

Note. This applies when the main clock division selection bit = "0" and $f(f_2) = 12.5$ MHz.




Fig. 14 Measuring circuit for each pin





Microprocessor mode

(Vcc = 5 V \pm 10%, Vss = 0 V, Ta = -20 to +85 °C, f(XiN) = 25 MHz, unless otherwise noted (Note 1))

Symbol	Parameter	(Note 2)	Test conditions	Limits		Unit
Cymbol		Wait modé		Min.	Max.	
td(CS–WE) td(CS–RDE)	Chip-select output delay time	No wait Wait 1		12		ns
		Wait 0		87		ns
th(WE–CS) th(RDE–CS)	Chip-select hold time			4		ns
td(An–WE)	Address output delay time	No wait Wait 1		12		ns
td(An–RDE)	······································	Wait 0		87		ns
td(A–WE) td(A–RDE)	Address output delay time	No wait		12		ns
		Wait 1 Wait 0		75		ns
th(WE–An)	Address hold time			18		ns
th(RDE–An)						
tw(ALE)	ALE pulse width	No wait Wait 1	0	22		ns
		Wait 0		57		ns
tsu(A-ALE)	Address output setup time	No wait	Fig. 14	5		
		Wait 1				ns
		Wait 0		45		ns
th(ALE–A)	Address hold time	No wait Wait 1		9		ns
		Wait 0	1	15		ns
		No wait		4		ns
td(ALE–WE) td(ALE–RDE)	ALE output delay time	Wait 1				
. ,		Wait 0		10	45	ns
td(WE–DQ)	Data output delay time			40	45	ns
th(WE–DQ)	Data hold time	Name		18		ns
	WEL/WEH pulse width	No wait Wait 1		50		ns
tw(WE)		Wait 0		130		ns
tpxz(RDE–DZ)	Floating start delay time				5	ns
tpzx(RDE–DZ)	Floating release delay time			20		ns
		No wait		48		ns
tw(RDE)	RDE pulse width	Wait 1 Wait 0		128		ns
td(RSMP–WE) td(RSMP–RDE)	RSMP output delay time			10		ns
$th(\phi 1-RSMP)$	RSMP hold time			0		ns
$td(WE - \phi_1)$						
td(RDE- φ1)	φ1 output delay time			0	18	ns
td(φ 1–HLDA)	HLDA output delay time				50	ns

Notes 1. This applies when the main clock division selection bit = "0" and $f(f_2) = 12.5$ MHz.

2. No wait : Wait bit = "1".

Wait 1 : The external memory area is accessed with wait bit = "0" and wait selection bit = "1". Wait 0 : The external memory area is accessed with wait bit = "0" and wait selection bit = "0".





Microprocessor mode

Bus timing data formulas (Vcc = 5 V ± 10%, Vss = 0 V, Ta = -20 to +85 °C, f(XIN) = 25 MHz (Max.), unless otherwise noted (Note1))

Symbol	Parameter		Limits	11-1-14	
Symbol	Falameter	Wait mode	Min.	Max.	Unit
		No wait	1 X 10 ⁹		
td(CS–WE)	Chin-select output delay time	Wait 1	2 • f(f2) -28		ns
td(CS-RDE)	Chip-select output delay time	Wait 0	$\frac{3 \times 10^9}{2 \cdot f(f_2)} - 33$		ns
th(WE–CS) th(RDE–CS)	Chip-select hold time	<u> </u>	4		ns
td(An–WE) td(An–RDE)	Address output delay time	No wait	$\frac{1 \times 10^9}{2 \times 10^9} - 28$		ns
		Wait 1	$\frac{2 \cdot f(f_2)}{3 \times 10^9} = 20$		
		Wait 0	$\frac{3 \times 10^{\circ}}{2 \cdot f(f_2)} - 33$		ns
	Address output delay time	No wait	<u>1 X 10⁹</u> – 28		
td(A–WE)		Wait 1	2 • f(f2)		ns
td(A–RDE)		Wait 0	$\frac{3 \times 10^9}{2 \cdot f(f_2)} - 45$		ns
th(WE-An)	Address hold time		$\frac{1 \times 10^9}{2} - 22$		ns
th(RDE–An)		Nowoit	$2 \cdot f(f_2) = -22$		
+ (AL =)		No wait Wait 1	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 18$		ns
tw(ALE)	ALE pulse width		2 ¥ 10 ⁹		
		Wait 0	$\frac{2 \times 10}{2 \cdot f(f_2)} - 23$		ns
		No wait	<u>1 X 10⁹</u> – 35		ns
tsu(A–ALE)	Address output setup time	Wait 1	2 • f(f2)		115
tsu(A-ALE)		Wait 0	$\frac{2 \times 10^9}{2^{\bullet} f(f_2)} - 35$		ns
th(ALE-A)	Address hold time	No wait	9		ns
		Wait 1			113
		Wait 0	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 25$		ns
td(ALE-WE) td(ALE-RDE)	ALE output delay time	No wait	4		
		Wait 1	4		ns
		Wait 0	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 30$		ns
td(WE–DQ)	Data output delay time	1		45	ns
t h(WE–DQ)	Data hold time		$\frac{1 \times 10^9}{-22}$		ns
			2 • f(f2)		
	WEL/WEH pulse width	No wait	$\frac{2 \times 10^9}{2 \times 10^9} - 30$		ns
tw(WE)			$\frac{2 \cdot f(f_2)}{2 \cdot f(f_2)} = 30$		
		Wait 1 Wait 0	$\frac{4 \times 10^9}{2 \cdot f(f_2)} - 30$		ns
tpxz(RDE–DZ)	Floating start delay time		<u> - 1(12)</u>	5	ns
,			1 X 10 ⁹ 00		
tpzx(RDE–DZ)	Floating release delay time		2 • f(f ₂) - 20		ns
tw(RDE)	RDE pulse width	No wait	$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 32$		ns
		Wait 1	4 ¥ 10 ⁹		
		Wait 0	-32 - 32		ns
td(RSMP–WE)	RSMP output delay time		$\frac{1 \times 10^9}{2} - 30$		ns
td(RSMP-RDE)			2 • f(f2)		115
th(φ 1–RSMP)	RSMP hold time		0		ns
td(WE− ∲ 1) td(RDE− ∲ 1)	ϕ 1 output delay time		0	18	ns
	1			1	1

Notes 1. This applies when the main clock division selection bit = "0".

2. f(f2) represents the clock f2 frequency.

For the relation to the main clock and sub clock, refer to Table 10 in data sheet "M37735MHBXXXFP".



Notice: This Some para	is not a final specification. Interfic limits are subject to char	'đe
5.		


TIMING DIAGRAM	tr tr tc tw(H) tw(L)
Xin	
RDE, WEL, WEH	
Port P4 output	td(WE-P4Q)
Port P4 input	tsu(P4D-RDE) tsu(P4D-RDE) th(RDE-P4D)
Port P5 output	td(WE-P5Q)
Port P5 input	tsu(P5D-RDE) + th(RDE-P5D)
Port P6 output	td(WE-P6Q)
Port P6 input	tsu(P6D-RDE) + th(RDE-P6D)
Port P7 output	td(WE-P7Q)
Port P7 input	tsu(P7D-RDE) \leftrightarrow th(RDE-P7D)
Port P8 output	td(WE-P8Q)
Port P8 input	tsu(P8D-RDE) tsu(P8D-RDE)



PRELIMINARY Notice: This is not a final specification. Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

M37735S4BFP






PRELIMINARY Notice: This is not a final specification. Some parametric limits are subject to change.


MITSUBISHI MICROCOMPUTERS

M37735S4BFP





PRELIMINARY Notice: This is not a final specification. Some parametric limits are subject to change. **MITSUBISHI MICROCOMPUTERS** M37735S4BFP **16-BIT CMOS MICROCOMPUTER** Microprocessor mode (When wait bit = "1") φ1 WEL WEH RDE RDY input $tsu(RDY-\phi 1)$ $th(\phi 1-RDY)$ (When wait bit = "0") **þ** 1 WEL WEH RDE RDY input tsu(RDY-\$ 1) th(\$ 1-RDY) (When wait bit = "1" or "0" in common)



Test conditions


• Vcc = 5 V \pm 10% • Input timing voltage : VIL = 1.0 V, VIH = 4.0 V • Output timing voltage : VoL = 0.8 V, VOH = 2.0 V



MITSUBISHI MICROCOMPUTERS M37735S4BFP



Microprocessor mode (No wait : When wait bit = "1")



Test condition

• Vcc = 5 V ± 10%

• Output timing voltage : VoL = 0.8 V, VOH = 2.0 V

• Data input DmIN : VIL = 0.8 V, VIH = 2.5 V








Microprocessor mode

32



(Wait 1 : The external area is accessed when wait bit = "0" and wait selection bit = "1".)

Test condition

- Vcc = 5 V ± 10%
- Output timing voltage : VoL = 0.8 V, VoH = 2.0 V
- Data input DmiN : VIL = 0.8 V, VIH = 2.5 V



MITSUBISHI MICROCOMPUTERS


M37735S4BFP

16-BIT CMOS MICROCOMPUTER



Microprocessor mode

(Wait 0 : The external memory are is accessed when wait bit = "0" and wait selection bit = "0".)



Test conditions

• Vcc = 5 V ± 10%


• Output timing voltage : VoL = 0.8 V, VOH = 2.0 V

• Data input DmIN : VIL = 0.8 V, VIH = 2.5 V





PACKAGE OUTLINE



FOr





totannounced

MEMO

PRELIMINARY Notice: This is not a final specification: Some parametric limits are subject to change



PRELIMINARY Notice: This is not a final specification. Notice: This is not a final specification. Some parametric limits are subject to change.

16-BIT CMOS MICROCOMPUTER

or RenesasTechnologyCorp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

Keep safety first in your circuit designs! -Misubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party. Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples
- contained in these materials.
- contained in these materials. All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein. Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for
- Mitsubishi Electric Corporation or an autonorzed Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersear expeater use. The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

© 1996 MITSUBISHI ELECTRIC CORP H-LF426-A KI-9606 Printed in Japan (ROD) II New publication, effective Jun. 1996. Specifications subject to change without notice.

