### M6800 CLOCK GENERATOR

Intended to supply the non-overlapping  $\phi 1$  and  $\phi 2$  clock signals required by the microprocessor, this clock generator is compatible with 1.0, 1.5, and 2.0 MHz versions of the MC6800. Both the oscillator and high capacitance driver elements are included along with numerous other logic accessory functions for easy system expansion.

Schottky technology is employed for high speed and PNP-buffered inputs are employed for NMOS compatibility. A single +5 V power supply, and a crystal or RC network for frequency determination are required.


# CLOCK GENERATOR/DRIVER SCHOTTKY MONOLITHIC

SCHOTTKY MONOLITHIC INTEGRATED CIRCUIT


M6800 TWO-PHASE



L SUFFIX CERAMIC PACKAGE CASE 620



DAA



# ORDERING INFORMATION

Device	Temperature Range	Package		
MC6875L	0 to +70°C	Ceramic		
MC6875AL	-55 to +125°C	DIP		

#### MAXIMUM RATINGS (Unless otherwise noted TA = 25°C.)

Rating	Symbol	Value	Unit	
Power Supply Voltage	Vcc	+7.0	Vdc	
Input Voltage	٧ı	+5.5	Vdc	
Operating Ambient Temperature Range MC6875L MC6875AL	TA	0 to +70 -55 to +125	°c	
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°c	
Operating Junction Temperature	TJ	175	°c	

NOTE:
Operation of the MC8875AL over the full military temperature range (to maximum T<sub>A</sub>) will result in excessive operating junction temperature.

The use of a clip on 16 pin heat sink similar to AAVID Engineering, Inc., Model 5007 (R<sub>6</sub>CA = 18°C/W) is recommended above  $T_A \sim 95^{\circ}C$ .

### RECOMMENDED OPERATING CONDITIONS

Rating	Symbol	Value	Unit	
Power Supply Voltage	Vcc	+4.75 to +5.25	Vdc	

Contact AAVID Engineering, Inc. 30 Cook Court Laconia, New Hampshire 03246 Tel. (603) 524-4443

**ELECTRICAL CHARACTERISTICS** (Unless otherwise noted specifications apply over recommended power supply and temperature ranges. Typical values measured at  $V_{CC}$  = 5.0 V and  $T_A$  = 25°C.)

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage — High Logic State MPU o1 and o2 Outputs					V
(V <sub>CC</sub> = 4.75 V, I <sub>OHM</sub> = -200 μA)	VOHM	V <sub>CC</sub> - 0.6	_	-	
(V <sub>CC</sub> = 5.25 V, I <sub>OHMK</sub> = +5.0 mA)	VOHMK	-	_	V <sub>CC</sub> + 1.0	
Bus $\phi$ 2 Output	0	†		<del> </del>	V
(V <sub>CC</sub> = 4.75 V, I <sub>OHB</sub> = -10 mA)	VOHB	2.4	_	-	
(V <sub>CC</sub> = 5.25 V, I <sub>OHBK</sub> = +5.0 mA)	∨онвк	-	_	V <sub>CC</sub> + 1.0	
4 x fo Output				1 1	٧
$(V_{CC} = 4.75 \text{ V}, V_{IH} = 2.0 \text{ V}, I_{OH4X} = -500 \mu\text{A})$	V <sub>OH4</sub> X	2.4	_		
2 x fo, DMA/Refresh Grant and Memory Clock Outputs	Voн	2.4	_	-	٧
(V <sub>CC</sub> = 4.75 V, I <sub>OH</sub> = -500 μA)					
Reset Output	VoHã	2.4	-	-	V
$(V_{CC} = 4.75 \text{ V, } V_{IH} = 3.3 \text{ V, } I_{OHR} = -100 \mu\text{A})$				1 .1	
Output Voltage — Low Logic State					
MPU φ1 and φ2 Outputs					V
(V <sub>CC</sub> = 4.75 V, I <sub>OLM</sub> = +200 μA)	VOLM	-	-	0.4	
(VCC = 4.75 V, IOLMK = -5.0 mA)	VOLMK	- i	-	-1.0	
Bus $\phi$ 2 Output					V
(V <sub>CC</sub> = 4.75 V, 1 <sub>OLB</sub> = +48 mA)	VOLB		-	0.5	
(V <sub>CC</sub> = 4.75 V, I <sub>OLBK</sub> = -5.0 mA)	VOLBK	- 1	-	-1.0	
4 x fo Output				T	V
$(V_{CC} = 4.75 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL4X} = 16 \text{ mA})$	VOL4X		-	0.5	
2 x fo, DMA/Refresh Grant and Memory Clock Outputs	VOL		-	0.5	V
$V_{CC} = 4.75 \text{ V, } I_{OL} = 16 \text{ mA}$					
Reset Output	VOLR	-	_	0.5	V
(V <sub>CC</sub> = 4.75 V, V <sub>IL</sub> = 0.8 V, I <sub>OLR</sub> = 3.2 mA)					
Input Voltage — High Logic State					V
Ext. In, Memory Ready and DMA/Refresh Request Inputs	ViH	2.0	-	-	
Input Voltage — Low Logic State					٧
Ext. In, Memory Ready and DMA/Refresh Request Inputs	VIL	_	-	0.8	
Description (See Single 2)		<del>                                     </del>		<u> </u>	
Input Thresholds - Power-On Reset Input (See Figure 2)		1	۱	1 20	•
Output Low to High	VILH	0.8	2.8 1.4	3.6	
Output High to Low	VIHL	0.8	1.4		
Input Clamp Voltage MC6875L	V <sub>IK</sub>	-	-	-1.0	<b>v</b>
(V <sub>CC</sub> = 4.75 V, I <sub>IC</sub> = -5.0 mA) MC6875AL	ł	_	-	-1.5	
Input Current — High Logic State					
Ext. In, Memory Ready and DMA/Refresh Request Inputs	1114	_	-	25	μА
(V <sub>CC</sub> = 4.75 V, V <sub>IH</sub> = 5.0 V)			1		
Power-On Reset	IHR	_	_	50	μΑ
(VCC = 5.0 V, VIHR = 5.0 V)					
Input Current - Low Logic State		1		T	
Ext. In, Memory Ready and DMA/Refresh Request Inputs	կլ	-	_	-250	μA
$(V_{CC} = 5.25 \text{ V}, V_{1L} = 0.5 \text{ V})$	'-	1	ļ		
Power-On Reset Input	lıLŘ	-	-	-250	μА
(V <sub>CC</sub> = 5.25 V, V <sub>IL</sub> = 0.5 V)	'''	1		1	

# OPERATING DYNAMIC POWER SUPPLY CURRENT

Characteristic	Symbol	Min	Тур	Max	Unit
Power Supply Currents					
$(V_{CC} = 5.25 \text{ V}, f_{osc} = 8.0 \text{ MHz}, V_{IL} = 0 \text{ V}, V_{IH} = 3.0 \text{ V})$					
Normal Operation	ICCN	-	_	150	mA
(Memory Ready and DMA/Refresh Request Inputs at				1	l
High Logic State)			i	1	
Memory Ready Stretch Operation	CCMR	_	-	135	mA
(Memory Ready Input at Low Logic State;				1	
DMA/Refresh Request Input at High Logic State)					
DMA/Refresh Request Stretch Operation	1ccdr	-	-	135	mA
(Memory Ready Input at High Logic State;					
DMA/Refresh Request Input at Low Logic State)	ŀ				

SWITCHING CHARACTERISTICS (These specifications apply whether the Internal Oscillator (see Figure 9) or an External Oscillator is used (see Figure 10). Typical values measured at  $V_{CC} = 5.0 \text{ V}$ ,  $T_{A} = 25^{\circ}\text{C}$ , fo = 1.0 MHz (see Figure 8).


Characteristic	Symbol	Min	Тур	Max	Unit
MPU φ1 AND φ2 CHARACTERISTICS					
Output Period (Figure 3)	to	500	-	_	ns
Pulse Width (Figure 3)	tPWM				ns
(fo = 1.0  MHz)		400	_	-	
(fo = 1.5 MHz)		230	_	-	
(fo = 2.0 MHz)		180	. –		
Total Up Time (Figure 3)	tUPM				ns
(fo = 1.0 MHz)		900	_	-	
(fo = 1.5 MHz)	1 1	600	i –	_	1
(fo = 2.0 MHz)		440		_	
Delay Time Referenced to Output Complement (Figure 3)					
Output High to Low State (Clock Overlap at 1.0 V)	tPLHM	0	_	-	ns
Delay Times Referenced to 2 x fo (Figure 4 MPU φ2 only)	1				
Output Low to High Logic State	tPLHM2X	-	-	85	ns
Output High to Low Logic State	tPHLM2X	_	-	70	ns
Transition Times (Figure 3)					
Output Low to High Logic State	tTLHM	_	_	25	ns
Output High to Low Logic State	tTHLM		_	25	ns
BUS ¢2 CHARACTERISTICS					
Pulse Width — Low Logic State (Figure 4)	tPWLB				ns
(fo = 1.0 MHz)	'''''	430		_	
(fo = 1.5 MHz)		280	_	_	
(fo = 2.0 MHz)		210	_	_	
Pulse Width — High Logic State	tPWHB			•	ns
(fo = 1.0 MHz)	'''''	450		_	
(fo = 1.5 MHz)	1	295	-	-	
(fo = 2.0 MHz)		235	-	-	
Delay Times – (Referenced to MPU φ1) (Figure 4)					
Output Low to High Logic State	tPLHBM1				ns
(fo = 1.0 MHz)		480	_	-	
(fo = 1.5 MHz)		320	-	_	
(fo = 2.0 MHz)		240	_	_	
Output High to Low Logic State	tPHLBM1				
(C <sub>L</sub> = 300 pF)		_	-	25	
(C <sub>L</sub> = 100 pF)		-	_	20	
Delay Times (Referenced to MPU φ2) (Figure 4)					
Output Low to High Logic State	tPLHBM2	-30	-	+25	ns
Output High to Low Logic State	<sup>t</sup> PHLBM2	0	-	+40	ns
Transition Times (Figure 4)				1	
Output Low to High Logic State	tTLHB	-	-	20	ns
Output High to Low Logic State	† THLB	_	-	20	ns


Characteristic	Symbol	Min	Тур	Max	Unit
MEMORY CLOCK CHARACTERISTICS					
Delay Times (Referenced to MPU φ2) (Figure 4)					
Output Low to High Logic State	TPLHCM	-50	_	+25	ns
Output High to Low Logic State	TPHLCM	0		+40	ns
Delay Times (Referenced to 2 x fo) (Figure 4)				65	ns
Output Low to High Logic State	<sup>†</sup> PLHC2X			85	ns
Output High to Low Logic State	†PHLC2X			- 00	
Transition Times (Figure 4)	<b></b>	'	_	25	ns
Output Low to High State	tTLHC	_	_	25	ns
Output High to Low State	tTHLC				
2 x fo CHARACTERISTICS					r
Delay Times (Referenced to 4 x fo) (Figure 4)	i i			50	ns
Output Low to High Logic State	<sup>t</sup> PLH2X	_	_	65	ns
Output High to Low Logic State	tPHL2X				
Delay Time (Referenced to MPU φ1) (Figure 4)					
Output High to Low Logic State	tPHL2XM1	365		I	ns
(fo = 1.0 MHz)		220		_	1
(fo = 1.5 MHz)				<del>                                     </del>	<del> </del>
Transition Times (Figure 4) Output Low to High Logic State	tTLH2X		_	25	ns
Output High to Low Logic State	tTHL2X	_		25	ns
	10022				
4 x fo CHARACTERISTICS				Ι	r
Delay Times (Referenced to Ext. In) (Figure 4) Output Low to High Logic State	tPLH4X	_	-	50	ns
Output High to Low Logic State	tPHL4X	_	_	30	ns
Transition Time (Figure 4)	1111247				<b></b>
Output Low to High Logic State	tTLH4X	_	_	25	ns
Output High to Low Logic State	THL4X	_	-	25	ns
MEMORY READY CHARACTERISTICS			1		
			1	T	Τ
Set-Up Times (Figure 5) Low Input Logic State	tSMRL	55	-	_	ns
High Input Logic State	tSMRH	75	_	-	ns
Hold Time (Figure 5)	0,0,0,0		†====		1
Low Input Logic State	tHMRL	10	-	_	ns
DMA/REFRESH REQUEST CHARACTERISTICS			<u> </u>		
			1		1
Set-Up Times (Figure 6) Low Input Logic State	tsDRL	65	_	_	ns
High Input Logic State	tSDRH	75	_	_	ns
Hold Time (Figure 6)				T	!
Low Input Logic State	THORL	10	-	_	ns
DMA/REFRESH GRANT CHARACTERISTICS			<del></del>	•	
Delay Time Referenced to Memory Clock (Figure 6)			T	T	Γ
Output Low to High Logic State	t PLHG	-15	_	+25	n:
Output High to Low Logic State	1PHLG	-25	_	+15	n:
Transition Times (Figure 6)	1,,,,,,,			1	
Output Low to High Logic State	tTLHG		_	25	l n
Output High to Low Logic State	tTHLG	-	_	25	n:
RESET CHARACTERISTICS			*		
	T		l'		1
Delay Time Referenced to Power-On Reset (Figure 7) Output Low to High Logic State	t <sub>PLHR</sub>	_	_	1000	n
Output High to Low Logic State	tPHLR	_	-	250	n
Transition Times (Figure 7)					
Output Low to High Logic State	tTLHR	-	-	100	n
Output High to Low Logic State	tTHLR	_	-	50	n

### DESCRIPTION OF PIN FUNCTIONS

	DESCRIPTION OF PI	N FUNCTIONS	
• 4 x f <sub>o</sub>	<ul> <li>A free running oscillator at four times the MPU clock rate useful for a system sync signal.</li> </ul>	• BUS φ2	<ul> <li>An output nominally in phase with MPU 62 having MCBT26A type drive capability.</li> </ul>
● 2 x f <sub>O</sub>	<ul> <li>A free running oscillator at two times the MPU clock rate.</li> </ul>	<ul> <li>MEMORY CLOCK</li> </ul>	An output nominally in phase with MPU \$2 which free runs
DMA/REF REQ	<ul> <li>— An asynchronous input used to freeze the MPU clocks in the</li></ul>	POWER-ON RESE	during a refresh request cycle.  T— A Schmitt trigger input which controls Reset. A capacitor to ground is required to set the desired time constant. Internal 50 k resistor to V <sub>CC</sub> . See General Design Suggestions
• REF GRANT	<ul> <li>A synchronous output used to synchronize the refresh or DMA operation to the MPU.</li> </ul>		for Manual Reset Operation.
MEMORY READY	- An asynchronous input used to freeze the MPU clocks in	RESET	<ul> <li>An output to the MPU and I/O devices.</li> </ul>
THE HOTT HEAD?	the $\phi$ 1 low, $\phi$ 2 high state for slow memory interface.	• X1. X2	<ul> <li>Provision to attach a series resonant crystal or RC network.</li> </ul>
• MPU φ1 MPU φ2	— Capable of driving the $\phi 1$ and $\phi 2$ inputs on two MC6800s.	• EXT IN	<ul> <li>Allows driving by an external TTL signal to synchronous the MPU to an external system.</li> </ul>

FIGURE 1 - BLOCK DIAGRAM





-tupm-

tTHLM1

tPLHM

FIGURE 4 — TIMING DIAGRAM FOR NON-STRETCHED OPERATION
(Memory Ready and DMA/Refresh Request held high continuously)

Ext. In Input Voitage: 0 V to 3.0 V, f = 8.0 MHz, Duty Cycle = 50%, tTLHEX = THLEX = 5.0 ns




FIGURE 5 — TIMING DIAGRAM FOR MEMORY READY STRETCH OPERATION (Minimum Stretch Shown) Input Voltage: 3.0 to 0 V,  $t_{THLMR} = t_{TLHMR} = 5.0$  ns




FIGURE 6 — TIMING DIAGRAM FOR DMA/REFRESH REQUEST STRETCH OPERATION (Minimum Stretch Shown)

Input Voltage: 3.0 to 0 V, tTHLDR = tTLHDR = 5.0 ns




FIGURE 7 - POWER ON RESET Input Voltage: 0 to 5.0 V, f = 100 kHz - Pulse Width = 1.0  $\mu$ s, t<sub>TLH</sub> = t<sub>THL</sub> = 26 ns







FIGURE 8 - LOAD CIRCUITS




### APPLICATIONS INFORMATION



#### FIGURE 10 - TYPICAL RC FREQUENCY versus TEMPERATURE





#### **GENERAL**

The MC6875 Clock Generator/Driver should be located on the same board and within two inches of the MC6800 MPU. Series damping resistors of 10-30 ohms may be utilized between the MC6875 and the MC6800 on the  $\phi$ 1 and  $\phi 2$  clocks to suppress overshoot and reflections.

The VCC pin (pin 16) of the MC6875 should be bypassed to the ground pin (pin 8) at the package with a 0.1  $\mu F$  capacitor. Because of the high peak currents associated with driving highly capacitive loads, an adequately large ground strip to pin 8 should be used on the MC6875. Grounds should be carefully routed to minimize coupling of noise to the sensitive oscillator inputs. Unnecessary grounds or ground planes should be avoided near pin 2 or the frequency determining components. These components should be located as near as possible to the respective pins of the MC6875. Stray capacitance near pin 2 or the crystal, can affect the frequency. The can of the crystal should not be grounded. The ground side of the crystal or the C of the R-C oscillator should be connected as directly as possible to pin 8.

Unused inputs should be connected to VCC or ground. Memory Ready, DMA/Refresh Request and Power-On Reset should be connected to VCC when not used. The External Input should be connected to ground when not used.

## **OSCILLATOR**

A tank circuit tuned to the desired crystal frequency connected between terminals X1 and X2 as shown in Figure 12, is recommended to prevent the oscillator from starting at other than the desired frequency. The  $1\mbox{k}\Omega$ resistor reduces the Q sufficiently to maintain stable crystal control. Crystal manufacturers may recommend a capacitance (CL) to be used in series with the crystal for optimum performance at series resonance.

See Figures 9 and 10 for typical oscillator temperature and VCC supply dependence for R-C operation.

FIGURE 12 - OSCILLATOR-CRYSTAL OPERATION





TABLE 1 - OSCILLATOR COMPONENTS

			APPROXIMATE CRYSTAL PARAMETERS			CTS KNIGHTS 400 REIMANN AVE. SANDWICH, IL	McCOY ELECT. CO. WATTS & CHESTNUTS STS. MT. HOLLY SPRING, PA	TYCO CRYSTAL PRODUCTS 3940 W. MONTECITO PHOENIX, AZ	
LΤ μΗ	C <sub>T</sub> pF	R <sub>S</sub> Ohms	Co pF	C <sub>1</sub> mpF	fo MHz	60548 (815) 786-8411	17065 (717) 486-3411	85019 (602) 272-7945	
10	150	15-75	3-6	12	4.0	MP-04A * 390 pF	113-31	150-3260	
4.7	82	8-45	4-7	23	8.0	MP-080 * 47 pF	113-32	150-3270	

Inductors may be obtained from: Coilcraft, Cary, IL 60013 (312) 639-2361

FIGURE 13



To precisely time a crystal to desired frequency, a variable trimmer capacitor in the range of 7 to 40 pF would typically be used. Note it is not a recommended practice to tune the crystal with a parallel load capacitance.

The table above shows typical values for CT and LT, typical crystal characteristics, and manufacturers' part numbers for 4.0 and 8.0 megahertz operation.

The MC6875 will function as an R-C oscillator when connected as shown in Figure 13. The desired output frequency (M $\phi$ 1) is approximately:

Formula 
$$320 \ 4 \times \text{fo} \approx \frac{320}{\text{C (R+ .27)} + 23}$$

C in picofarads R in K ohms

(See Figure 11)

4 x fo in Megahertz

It would be desirable to select a capacitor greater than 15 pF to minimize the effects of stray capacitance. It is also desirable to keep the resistor in the 1 to 5 k  $\Omega$  range. There is a nominal 270  $\Omega$  resistor internally at X1 which is in series with the external R. By keeping the external R as large as possible, the effects due to process variations of the internal resistor on the frequency will be reduced. There will, however, still be some variation in frequency in a production lot both from the resistance variations, external and internal, and process variations of the input switching thresholds. Therefore, in a production system, it is recommended a potentiometer be placed in series with a fixed R between X1 and X2.

### **POWER-ON RESET**

As the power to the MC6875 comes up, the Reset Output will be in a high impedance state and will not give

a solid VOL output level until VCC has reached 3.5 to 4.0 V. During this time transients may appear on the clock outputs as the oscillator begins to start. This happens at approximately VCC = 3 V. At some VCC level above that, where Reset Output goes low, all the clock outputs will begin functioning normally. This phenomenon of the start-up sequence should not cause any problems except possibly in systems with battery back-up memory. The transients on the clock lines during the time the Reset Output is high impedance could initiate the system in some unknown mode and possibly write into the backup memory system. Therefore in battery back-up systems, more elaborate reset circuitry will be required.

Please note that the Power-On Reset input pin of the MC6875 is not suitable for use with a manual MPU reset switch if the DMA/Ref Req or Memory Ready inputs are going to be used. The power on reset circuitry is used to initialize the internal control logic and whenever the input is switched low, the MC6875 is irresponsive to the DMA/Ref Req or Memory Ready inputs. This may result in the loss of dynamic memory and/or possibly a byte of slow static memory. The circuit of Figure 14 is recommended for applications which do not utilize the DMA/Ref Req or Memory Ready inputs. The circuit of Figure 15 is recommended for those applications that do.

FIGURE 14 — MANUAL RESET FOR APPLICATIONS NOT USING DMA/REFRESH REQUEST OR MEMORY READY INPUTS




FIGURE 15 – MANUAL RESET FOR SYSTEMS USING DYNAMIC RAM OR SLOW <u>STATIC</u> RAM IN CONJUNCTION WITH MEMORY READY OR <u>DMA/REFRESH REQUEST</u> INPUTS

