## FEATURES

Low phase noise phase-locked loop core<br>Reference input frequencies to $\mathbf{2 5 0 ~ M H z}$<br>Programmable dual-modulus prescaler<br>Programmable charge pump (CP) current<br>Separate CP supply (VCP) extends tuning range<br>Two 1.5 GHz , differential clock inputs<br>5 programmable dividers, 1 to 32, all integers<br>Phase select for output-to-output coarse delay adjust<br>3 independent 800 MHz LVPECL outputs<br>Additive output jitter 225 fs rms<br>2 independent $800 \mathrm{MHz} / 250 \mathrm{MHz}$ LVDS/CMOS clock outputs<br>Additive output jitter 275 fs rms<br>Fine delay adjust on 1 output, 6-bit delay word<br>4-wire or 3-wire serial control port<br>Space-saving, 48-lead LFCSP

## APPLICATIONS

Low jitter, low phase noise clock distribution
Clocking high speed ADCs, DACs, DDS, DDC, DUC, MxFEs
High performance wireless transceivers
High performance instrumentation
Broadband infrastructure

## GENERAL DESCRIPTION

The AD9511 provides a multi-output clock distribution function along with an on-chip PLL core. The design emphasizes low jitter and phase noise in order to maximize data converter performance. Other applications with demanding phase noise and jitter requirements also benefit from this part.

The PLL section consists of a programmable reference divider (R); a low noise phase frequency detector (PFD); a precision charge pump (CP); and a programmable feedback divider (N). By connecting an external VCXO or VCO to the CLK2/CLK2B pins, frequencies up to 1.5 GHz may be synchronized to the input reference.

There are five independent clock outputs. Three outputs are LVPECL, and two are selectable as either LVDS or CMOS levels. The LVPECL and LVDS outputs operate to 800 MHz , and the CMOS outputs operate to 250 MHz .

## Rev. PrA

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM


Figure 1.
Each output has a programmable divider that may be bypassed or set to divide by any integer up to 32 . The phase of one clock output relative to another clock output may be varied by means of a divider phase select function, which serves as a coarse timing adjustment. One of the LVDS/CMOS outputs also features a programmable delay element with a range of up to 10 ns of delay. This fine tuning delay block has 6-bit resolution, giving 64 possible delays from which to choose.

The AD9511 is ideally suited for data converter clocking applications where maximum converter performance is achieved by encode signals with subpicosecond jitter.

The AD9511 is available in a 48-lead LFCSP and may be operated from a single 3.3 V supply. An external VCO that requires an extended voltage range may be accommodated by connecting the charge pump supply (VCP) to 5.5 V . The temperature range is $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

[^0]
## PIN CONFIGURATION



Figure 2.

Note that the exposed paddle on this package is an electrical connection as well as a thermal enhancement. For the device to function properly, the paddle must be attached to ground, GND.


[^0]:    One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700
    www.analog.com
    Fax: 781.326.8703 © 2004 Analog Devices, Inc. All rights reserved.

