Advance Data Sheet December 1999

microelectronics group

W3000 PLL Dual-Band Frequency Synthesizer

Features

- 2.2 GHz operational
- Dual-band optimized
- \blacksquare Low supply current (5.1 mA)
- Surface-mount 14-pin TSSOP package
- Scaled PD gain for dual-band operation
- **Programmable phase-detector polarity**
- Synchronous or forced counter update loading
- Powerdown mode via external pin or serial bus
- Low-load capacitance on reference input buffer

Applications

- + GSM900/1800/1900
- North American IS-136/137
- Personal Digital Cellular (Japan RCR-27)
- Personal Handy Phone (Japan RCR-28)
- \blacksquare CDMA (IS-95)

OFF CHIP

Figure 1. Block Diagram with Pinout

Table of Contents

Description

The W3000 is a high-performance UHF RF PLL synthesizer, designed for use in digital wireless communication applications. Particular emphasis in the design has been placed on dual-band applications, with near-seamless switching between operational bands without the need for external loop-filter circuitry other than that required for single band applications. In combination with a suitable reference crystal, UHF VCO, and associated loop-filter components, the W3000 offers a very low-noise oscillator solution.

The reference signal is divided by a programmable 11-bit counter to provide a wide range of comparison frequencies, allowing compliance with the various standards. The reference input is rising-edge triggered, and we recommend that an inverting buffer be used when the W3000 is interfaced to a commercial TCXO.

The MAIN_IN signal normally associated with the UHF VCO is fed into a dual modulus prescaler (64/65) and is then divided by the 11-bit main counter to be compared to the output of the reference counter in a digital phase detector.

The W3000 is implemented with programmable charge-pump currents to allow fast switching between bands for dual-band applications, without changing the loop filter. The charge pump can be programmed internally, or externally with a resistor (recommended). Charge pump outputs can be disabled, thereby allowing open-loop VCO modulation schemes.

With synchronous reloading, the counter reloads a new programmed value when the counter reaches zero. With forced counter reloading, the reloading occurs when the programmed word is latched in. These techniques can improve lock time when performing a dual-band hop or in start-up conditions.

The W3000 uses a standard 3-wire programming bus (data, enable, clock) that operates up to 10 MHz. This serial interface is via a 24-bit word that incorporates both register addressing and device addressing allowing two chips to share the bus.

Figure 2. Serial Bus Programming

Pin Information

Table 1. Pin Descriptions

Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

Electrostatic Discharge Caution

Although protection circuitry has been designed into this device, proper precautions should be taken to avoid exposure to electrostatic discharge (ESD) during handling and mounting. Lucent Technologies Microelectronics Group employs a human-body model (HBM) and a charged-device model (CDM) for ESD-susceptibility testing and protection design evaluation. ESD voltage thresholds are dependent on the circuit parameters used to define the model. No industry-wide standard has been adopted for CDM. However, a standard HBM (resistance = 1500 Ω, capacitance = 100 pF) is widely used and, therefore, can be used for comparison purposes.

Electrical Characteristics

Table 2. General Specifications

Conditions (unless otherwise specified): $V_{DD} = 2.7$ V; TA = 25 °C \pm 3 °C; VREF = 0.25 Vp-p, VDDC = 2.85 V.

 \dagger (IDD1 + IDD2 + IDDC) under locked condition, VDDC = 2.85 V; fvco.= 1200 MHz; fREF = 13 MHz.

‡ (IDD1 + IDD2 + IDDC) VIL = 0 Vdc on all logic input pins.

Table 3. Electrical Specifications

Conditions (unless otherwise specified): $V_{DD} = 2.7$ V; TA = 25 °C \pm 3 °C; VREF = 0.25 Vp-p, VDDC = 2.85 V.

*Equivalent voltage of a 50 Ω terminated source.

 \ddagger fvco = 1190 MHz; VREF = 1.4 Vp-p.

[†] Frequencies outside the 1100 MHz—1750 MHz range and up to and including 2200 MHz.

Charge Pump Current

Figure 4. Charge Pump Current vs. Voltage

Table 4. Charge Pump Specifications

Conditions (unless otherwise specified): $VDD = 2.7 V$; TA = 25 °C ± 3 °C; $VDDC = 2.85 V$; $VCP = VDDC/2$; RREF = 18 k Ω .

Notes (refer to Figure 4 for definitions):

1. ICP-DN vs ICP-UP = charge pump output current up vs down mismatch = $[|E| - |B|]/[1/2 \cdot \{|E| + |B|\}] \cdot 100\%$.

2. ICP vs VCP = charge pump output current magnitude variation vs voltage = $[1/2 * { |F| - |D|}]/(1/2 * { |F| + |D|}]$ * 100% and

 $[1/2 * { |A| - |C| }]/[1/2 * { |A| + |C| }]$ * 100%.

3. ICP vs TA = charge pump output current magnitude variation vs. temperature = [|E @ temp| – |E @ 25 °C|]/|E @ 25 °C| * 100% and [|B @ temp| – |B @ 25 °C|]/|B @ 25°C| * 100%.

PLL Programming Information

The oscillator frequency is selected according to the following expression:

$$
fVCO = \frac{[(P * M) + A] * fREF}{R}
$$

where:

 f_{VCO} = VCO frequency

 $P/(P + 1) =$ Dual modulus prescaler

M = Programmable counter ratio (2 to 2047), $M > A$

A $=$ Swallow counter ratio (0 to $M - 1$ or 127)

 f_{REF} = External reference oscillator frequency

 $R =$ Reference counter ratio (2 to 2047)

Example

You wish to have a VCO operating at 1172 MHz, ability to step the frequency in 200 kHz steps, and a reference clock at 13 MHz.

Step 1:

Calculate the reference counter ratio R

$$
R = \frac{13 \text{ MHz}}{200 \text{ kHz}} = 65
$$

Step 2: Calculate M & A

$$
fvCO = \frac{[(P * M) + A]^* \text{fREF}}{R}
$$

1172 =
$$
\frac{[(64 * M) + A]^* 13}{65}
$$

$$
(64 * M + A) = \frac{1172 * 65}{13} = 5860
$$

$$
\frac{5860}{64} = 91 \frac{36}{64}
$$

M is an integer, and so is A; therefore, $M = 91$, and $A = 36$.

Serial Data Input

The PLL is programmed via a 3-wire serial bus, utilizing a data pin (DAT), a clock pin (CLK), and a latch pin (LAT).

Serial Bus Timing Information

Table 5. Serial Bus Timing Information

Functional Descriptions

The W3000 contains a reference register (REF) and a main register (MAIN). The REF register is used for programming the division ratio of the reference clock and for initial setup of the operation modes. The MAIN register is intended for programming that can occur frequently, e.g., dynamic channel switching and putting the W3000 into power-saving mode.

Figure 6. Register Programming Diagram

Both REF and MAIN registers are programmed separately, each with a 24-bit data sequence. The last bit is that which immediately precedes a low-to-high latch input transition occurring while the CLOCK input is low. Bit 24 is loaded first, and bit 1 is loaded last. The last bit in the serial sequence is C0. This bit is used to direct the 24-bit sequence to the MAIN or REF registers.

Table 6. C0:C1: MAIN and REF Register Addressing (Destination of Serial Data) (Bits 1 and 24)

The first bit, C1, allows the W3000 to share the serial bus. When C1 is a logic high, the W3000 ignores the data sent on the serial bus.

REF Register

This section describes each bit of the reference register. The REF register is used for programming the division ratio of the reference clock and for initial setup of the operation modes.

Table 7. REF Register Bit Description (C0 = 1, C1 = 0)

Table 8. REF Register

 \downarrow Last bit in serial sequence \downarrow Eirst bit in serial sequence

 $\overline{\mathbf{r}}$

Table 9. R1:R11: Reference Divider Ratio (Bits 2 to 12)

*The reference counter cannot operate with division numbers less than 2.

REF Register (continued)

Table 10. D1: Forced Counter Reload (Bit 13)

With synchronous reloading, the counter reloads a new programmed value when the counter reaches zero. With forced counter reloading, the reloading occurs when the programmed word is latched in. This can improve lock time when performing a dual-band hop.

Table 11. D2: Charge Pump Off Mode (Bit 14)

פח	Response			
	Charge pump enabled			
	Charge pump off (high impedance)			

This allows the disabling of the charge pump for systems that directly modulate an open-loop VCO.

Band	D ₃ Bit 15	D4 Bit 16	D ₆ Bit 18	D7 Bit 19	Charge Pump Current ISET
	X	X	0	0	0.7 _m A
	X	X		0	0.9 _m A
	X	X	0		1.9 _{mA}
	X	X			2.5 mA
$\overline{2}$	0	0	X	X	0.7 _m A
$\overline{2}$		Ω	X	X	0.9 _m A
2	∩		X	X	1.9 _{mA}
2			X	X	2.5 mA

Table 12. Band and Charge Pump Current (Band 1, Bits 18 and 19; Band 2, Bits 15 and 16)

The charge pump current is selected by bit 23 of the MAIN register. Setting bit 23 to a 0 will select band 1, which is established with bits 18 and 19 of the REF register. Likewise, setting bit 23 to a 1 will select band 2, which is established with bits 15 and 16 of the REF register. This allows the charge pump current to be dynamically changed along with the VCO frequency.

The PLL loop natural frequency is proportional to charge pump current and inversely proportional to the N count. Therefore, when the ratio of charge pump current and VCO frequency is the same, the loop natural frequency does not change. This allows the same loop filter to be used for two different VCO frequencies. For example, in a GSM900/1800 system with VCOs running at 1190 MHz/1570 MHz, the current could be set to 1.9 mA for GSM900 and 2.5 mA for GSM 1800 to compensate for the change in division ratios. The current setting may also be determined by an external resistor. (See Table 15.) In that case, the ratio between the currents programmed will stay the same, but the absolute level will be resistor-dependent.

REF Register (continued)

The phase detector can be programmed for either a negative or positive slope to accommodate the VCO and low-pass filter characteristics. (See Figure 7.)

Figure 7. Programming the Phase Detector Slope

Table 14. RE: Reset (Bit 20)

After the power supply is turned on, the REF register must be programmed with a reset. This must be followed by a programming of the MAIN register before or at the enabling of the PLL circuit.

The RE bit will clear itself, and is required to ensure correct initialization of the IC. This results in the following conditions:

- The RE bit is cleared back to 0.
- The device is in powerdown mode, since the EN[1:2] bits are also cleared.
- Previous reference and main counter values are maintained.

REF Register (continued)

If bit 21 is set to 0, the W3000 uses its internal current source to set the charge pump currents, with the values shown in Table 12. If bit 21 is set to 1, the charge pump current is set by an external resistor between pin 9 (RES) and VDDC. In this case, the charge pump current is given by the following formula:

$$
ICP = ISET \times \frac{VDDC - 1.05}{100 \mu A \times RREF}
$$

where

 $ICP = Nominal charge pump current.$

 $ISET = Current setting as in Table 12.$

RREF = Value of external current reference resistor. See Table 3 for appropriate value.

A tight-tolerance RREF resistor is recommended.

Table 16. EN1: Synthesizer Enable (Bit 22)

The MAIN register also contains an enable bit, EN2. The W3000 is enabled and powered down with either the REF or the MAIN register, whichever was programmed more recently. The contents of the MAIN and REF registers are maintained in powerdown mode, providing supply voltages are maintained.

Table 17. LD: Lock Detect Enable (Bit 23)

LD (Bit 23)	Mode	PLL Condition	Output Level on Pin 8 LockDet
	Disabled	Locked	High
	Disabled	Unlocked	High
	Enabled	Locked	High
	Enabled	Unlocked	Low

MAIN Register

The MAIN register is intended for programming that can occur frequently for dynamic channel switching and putting the W3000 into power-saving mode.

Table 18. MAIN Register Bit Description (C0 = 0, C1 = 0)

Table 19. MAIN Register

Last bit in serial sequence **First bit in serial sequence**

Note: X bits are don't care bits.

Table 20. A1:A7: Swallow Counter Count (Bits 2 to 8)

MAIN Register (continued)

Table 21. M1:M11: Programmable Main Counter Divide Ratio (Bits 9 to 19)

The main counter divides the frequency of the prescaler output signal and sources the divided signal to the phase comparator.

Table 22. EN2: Synthesizer Enable (Bit 22)

The REF register also contains an enable bit, EN1 (see Table 16). The W3000 is enabled or powered down with either the REF or MAIN register, whichever was programmed more recently. The contents of the MAIN and REF registers are maintained in powerdown mode, providing supply voltages are maintained.

Table 23. B: Band Select (Bit 23)

In dual-band operation, this bit allows the use of one loop filter by setting the charge pump current to correspond to the frequency of the band selected. See Table 12 for the available charge pump current settings.

PLL Lock-Detect Function

The W3000 provides a basic lock-detect function for fault finding or for system specification requirements.

Inside the W3000, the length of the up or down pulses applied to the loop filter is compared with a reference clock period. If the current pulses are shorter than a reference clock period for 15 consecutive comparison periods, the LD line is asserted. If a current pulse is detected that is longer than a reference clock period, the LD line is unset.

The LD line gives a signal to indicate a PLL fault condition. It does not provide a true loop-locked output. For example, in a GSM system with a reference clock of 13 MHz and a comparison frequency of 200 kHz, the current pulses only have to be less than 1/65 of a cycle for 15 consecutive times for the LD line to be asserted. This equates to $\sim 0.4^{\circ}$ of phase. In the worst case, if the phase stays inside this limit, moving from one extreme to the other, the frequency will only be within 0.2%, i.e., 4 MHz on a 2 GHz VCO.

The LD output from the W3000 is a standard logic signal and requires no external comparison or R-C filters.

Typical Performance Characteristics

Figure 8. MAIN_IN and REF_IN Sensitivity Test Circuit Diagram

MAIN_IN and REF_IN are set to cause a small beat frequency at the phase detector input. This generates a sawtooth signal at the charge pump output of known slope. The amplitude of the UHF source is decreased. The sensitivity limit is reached when the slope of this waveform deviates from the calculated value. This is then repeated for the reference source.

MAIN_IN Input Parallel Equivalent Circuit

The input impedance is high, and can best be represented by the model shown in Figure 9.

Figure 9. MAIN_IN Parallel Equivalent Circuit

Table 24. MAIN_IN Input Parallel Equivalent Circuit Values

Application Example

Figure 10. Application Circuit Diagram

Application Information

A typical PLL system can be modeled as follows:

Figure 11. Typical PLL Model

KPD = Phase detector in $mA/2\pi$ rad

 $Z(s) =$ Loop filter

KVCO = VCO gain in MHz/V

 $N =$ Total divide ratio

 $R =$ Reference divide ratio

Where the open loop gain is:

$$
G(s)_{\text{OPEN}} = \frac{\text{KPD} \cdot Z(s) \cdot \text{Kvco}}{\text{Ns}}
$$

Where

 $s = j\omega$

The circuit shown in Figure 12 uses a passive third-order loop filter for the element Z(s), defined by the network:

Figure 12. Third-Order Loop Filter

The purpose of the loop filter is to provide response with bandwidth sufficient not only to allow a quick lock time but also to meet phase-noise and reference sideband requirements. Addition of a third pole formed by R2 and C3 will improve reference sideband performance with little overall impact on the loop performance. A reasonable practical limit is that the f comparison is greater than 5 times loop bandwidth.

Application Information (continued)

General rules for the values of these components have been derived many times¹, and are quoted here merely for reference. If:

$$
T1 = \frac{\sec \phi - \tan \phi}{\omega_p}
$$

$$
T2 = \frac{1}{\omega_c^2 \cdot (T1 + T3)}
$$

$$
T3 = \sqrt{\frac{10^{\text{attn}/20} - 1}{(2\pi \cdot \text{FREF})^2}}
$$

where

 ϕ = Phase margin required, normally 45° for a critically damped response.

 ω_{p} = Loop bandwidth.

 ω_c = Loop bandwidth modified for extra pole of R3 and C3, as described by:

$$
\omega_{c} = \frac{\tan \phi * (T1 + T3)}{(T1 + T3)^{2} + (T1^{*} T3)} \cdot \left[\sqrt{1 + \frac{(T1 + T3)^{2} + (T1^{*} T3)}{[\tan \phi * (T1 + T3)]^{2}}} - 1 \right]
$$

fREF = Reference frequency.

atten = Attenuation provided by the third pole at the reference frequency.

The loop filter values can then be derived as:

$$
C1 = \frac{T1}{T2} * \frac{KPD * Kvco}{\omega_c^2 * N} * \left[\frac{(1 + \omega_c^2 * T2^2)}{(1 + \omega_c^2 * T1^2)(1 + \omega_c^2 * T3^2)} \right]^{1/2}
$$

\n
$$
C2 = C1 * \left(\frac{T2}{T1} - 1 \right)
$$

\n
$$
R1 = \frac{T2}{C2}
$$

The final pole, consisting of R2 and C3, should be chosen such that the following guidelines are followed:

$$
C3 \leq \frac{C1}{10} \text{ and } R2 \geq 2 \cdot R1
$$

l

^{1.} Rohde, Ulrich L., *Digital PLL Frequency Synthesizers Theory and Design*, Prentice-Hall, 1983.

Application Information (continued)

For example, take a GSM application where a loop bandwidth of 22 kHz is required.

Other parameters specified by the system are listed below:

Using the formulas above, the three time constants can be calculated as follows:

T1 = 2.63697E **–** 10–6 s T2 = 3.14484E **–** 10–5 s T3 = 2.38732E **–** 10–6 s

From these values, we can derive the initial component values as follows:

 $R1 = 2992 \Omega$ $C1 = 0.96$ nF $C2 = 10.5$ nF

If we choose R2 = 15 k Ω , then

 $C3 = 159$ pF

From these initial values, the loop filter components used in the application circuit can be derived through practical optimization.

Typical Performance Data

Figure 14. Charge Pump Current vs. Voltage and Temperature (0.7 mA)

Figure 15. Charge Pump Current vs. Voltage and Temperature (0.9 mA)

Figure 16. Charge Pump Current vs. Voltage and Temperature (1.9 mA)

Typical Performance Data (continued)

Figure 19. Phase Noise 1190 MHz, Fcomp = 200 kHz

Typical Performance Data (continued)

Figure 21. PLL Reference Spurs

Typical Performance Data (continued)

Figure 22. Dual-Band Locking

Outline Diagram

14-Pin TSSOP

Dimensions are in millimeters.

5-5462 C

Manufacturing Information

This device will be assembled in multiple locations, which include assembly codes P, M, and T.

Ordering Information

Note: Contact your Lucent Technologies Microelectronics Group Account Manager for minimum order requirements.

Lucent Technologies Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. No
rights under any patent acco

Copyright © 1999 Lucent Technologies Inc. All Rights Reserved Printed in U.S.A.

microelectronics group

December 1999 DS99-058WRF (Replaces DS97-268WRF)