

DESCRIPTION

The NN511663/1666 series is a high performance CMOS Dynamic Random Access Memory organized as 65,536 words by 16 bits. The NN511663/1666 series is fabricated with advanced CMOS technology and designed with innovative design techniques resulting in high speed, extremely low power and wide operating margins at both component and system levels.

The NN511663/1666 series features a high speed page mode operation in which a high speed read, write or read-write is performed on any column address along a row address.

An extremely short row address capture time and an asynchronous column address decoder relax the timing constraints associated with address multiplexing.

The outputs are tri-stated by $\overline{\text{CAS}}$ which, in essence, acts as an output enable independent of $\overline{\text{RAS}}$ with very fast $\overline{\text{CAS}}$ to output access time.

Refresh is accomplished by performing $\overline{\text{RAS}}$ only refresh cycles, hidden refresh cycles, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, or normal read or write cycles on the 256 address combinations of A0 to A7 during a 4 ms period.

Multiplexed address inputs permit NN511663/1666 series to be packaged in a standard 40-pin plastic SOJ and 44-pin plastic TSOP TYPE II. The package sizes provide high system bit densities and are compatible with widely available automated testing and insertion equipment. System level features include single power supply of 5V ±10% tolerance and direct interface with high performance TTL logic families.

FEATURES


- 65,536 × 16 bit Organization
- Single 5V ±10% Power Supply
- Performance Ranges

| Parameter | -40 | -45 | -50 | -60 | -70 |
|--|------|------|------|-------|-------|
| Max. RAS Access Time (t _{RAC}) | 40ns | 45ns | 50ns | 60ns | 70ns |
| Max. CAS Access Time (t _{CAC}) | 12ns | 15ns | 15ns | 15ns | 20ns |
| Max. Column Address Access Time (t _{AA}) | 20ns | 25ns | 25ns | 30ns | 35ns |
| Min. Read/Write Cycle Time (t _{RC}) | 70ns | 80ns | 90ns | 110ns | 130ns |


- Fast Page Mode Operation
- Separate CAS (UCAS, LCAS) for Byte Selection
- Byte Read/Write Mode Operation
- Low Power Operation
 - Low Standby Current (CMOS level input)
 - Standard 1mA
 - L version 50µA
- 256 Refresh Cycles
 - Standard distributed across 4ms
 - L version distributed across 32ms
- Self Refresh Mode (L version)
- All inputs/Outputs and Clocks fully TTL and CMOS compatible
- Refresh Modes
 - $\overline{\text{RAS}}$ only
 - $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$
 - Hidden Refresh
- High Reliability Package
 - Plastic 40pin SOJ (P40SJ-2B)
 - Plastic 44 pin TSOP (TYPE II) (P44/40TP-3B)

9005650 0001433 8T1

PIN CONFIGURATION (TOP VIEW)
(NN511663)



40-pin SOJ (400mil)
P40SJ-2B




44/40-pin TSOP TYPE (II)
(400mil)
P44/40TP-3B


PIN NAMES

| | |
|-----------------|---|
| A0-A7 | Address Inputs |
| RAS | Row Address Strobe |
| UCAS | Column Address Strobe Upper Byte Control |
| LCAS | Column Address Strobe Lower Byte Control |
| OE | Output Enable |
| I/O1-I/O16 | Data-in / Data-out |
| WE | Write Enable |
| V _{CC} | +5V Supply |
| V _{SS} | Ground |
| NC | No Connection |

**PIN CONFIGURATION (TOP VIEW)
(NN511666)**



40-pin SOJ (400mil)
P40SJ-2B




44/40-pin TSOP TYPE (II)
(400mil)
P44/40TP-3B

PIN NAMES

| | |
|-----------------|---|
| A0-A7 | Address Inputs |
| RAS | Row Address Strobe |
| UCAS | Column Address Strobe Upper Byte Control |
| LCAS | Column Address Strobe Lower Byte Control |
| OE | Output Enable |
| I/O1-I/O16 | Data-in / Data-out |
| WE | Write Enable |
| V _{CC} | +5V Supply |
| V _{SS} | Ground |
| NC | No Connection |

9005650 0001435 674

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| RATING | SYMBOL | VALUE | UNIT |
|--|-------------------|-------------|------|
| Voltage on Any Pin Relative to V_{SS} | V_{in}, V_{out} | -1 to 7 | V |
| Voltage on V_{CC} Relative to V_{SS} | V_{CC} | -1 to 7 | V |
| Storage Temperature (Plastic) | T_{stg} | -55 to +125 | °C |
| Power Dissipation | P_d | 1.0 | W |
| Ambient Operating Temperature | T_a | 0 to +70 | °C |
| Short Circuit Output Current | I_{out} | 50 | mA |

Permanent device damage can occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods can affect device reliability.

DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
|----------|--------------------------------|------|------|------|------|
| V_{CC} | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| V_{SS} | Supply Voltage | 0 | 0 | 0 | V |
| V_{IH} | Input High Voltage, All Inputs | 2.4 | — | 6.5 | V |
| V_{IL} | Input Low Voltage, All Inputs | -1.0 | — | 0.8 | V |

Note: All voltage values in this data sheet are with respect to V_{SS} unless otherwise specified.

DC ELECTRICAL CHARACTERISTICS (0°C ≤ Ta ≤ 70°C, V_{CC} = 5.0V ±10%)

| SYMBOL | PARAMETER | SPEED | MIN. | MAX. | UNIT | TEST CONDITIONS | NOTES |
|------------------|--|-------|------|------|------|--|-------|
| I _{CC1} | Operating Current | -40 | | 180 | mA | t _{RC} = t _{RC} (min.) RAS, CAS, Address cycling | 1, 2 |
| | | -45 | | 160 | mA | | |
| | | -50 | | 140 | mA | | |
| | | -60 | | 120 | mA | | |
| | | -70 | | 100 | mA | | |
| I _{CC2} | Standby Current | | | 1.0 | mA | RAS = CAS ≥ (V _{CC} - 0.2V) | |
| | | | | 2.0 | mA | RAS = CAS ≥ V _{IH} | |
| | Standby Current (L version) | | | 50 | μA | RAS = CAS ≥ (V _{CC} - 0.2V) All other inputs are stable at (V _{CC} - 0.2V) or (V _{SS} + 0.2V) | |
| I _{CC3} | Refresh Current (RAS only refresh) | -40 | | 180 | mA | t _{RC} = t _{RC} (min.) RAS cycling, CAS = V _{IH} | 1 |
| | | -45 | | 160 | mA | | |
| | | -50 | | 140 | mA | | |
| | | -60 | | 120 | mA | | |
| | | -70 | | 100 | mA | | |
| I _{CC4} | Fast Page Mode Current | -40 | | 110 | mA | t _{PC} = t _{PC} (min.) RAS = V _{IL} CAS, Address cycling | 1, 2 |
| | | -45 | | 100 | mA | | |
| | | -50 | | 90 | mA | | |
| | | -60 | | 80 | mA | | |
| | | -70 | | 70 | mA | | |
| I _{CC5} | Refresh Current (CAS before RAS refresh) | -40 | | 165 | mA | t _{RC} = t _{RC} (min.) RAS, CAS cycling | 1 |
| | | -45 | | 145 | mA | | |
| | | -50 | | 125 | mA | | |
| | | -60 | | 105 | mA | | |
| | | -70 | | 85 | mA | | |
| I _{CC6} | Refresh Current (L version : CAS before RAS refresh) | | | 150 | μA | 256 cycles / 32ms t _{RAS} ≤ 200ns, WE ≥ (V _{CC} - 0.2V) All other inputs are stable at (V _{CC} - 0.2V) or (V _{SS} + 0.2V) | |
| I _{CC7} | Self Refresh Mode Current (L version) | | | 100 | μA | RAS = CAS ≤ (V _{SS} + 0.2V) All other input high levels are (V _{CC} - 0.2V) or input low levels are (V _{SS} + 0.2V) | |
| I _{IL1} | Input Leakage Current (Any input pin) | | -10 | 10 | μA | 0V ≤ V _{IH} ≤ 5.5V, Others = 0V | |
| I _{LO} | Output Leakage Current (For high impedance state) | | -10 | 10 | μA | RAS ≥ V _{IH} (min.), CAS ≥ V _{IH} (min.) 0V ≤ V _{OUT} ≤ 5.5V | |
| V _{OH} | Output High Voltage | | 2.4 | | V | I _{OH} = -5.0 mA | |
| V _{OL} | Output Low Voltage | | | 0.4 | V | I _{OL} = 4.2 mA | |

- Notes: 1. I_{CC1}, I_{CC3}, I_{CC4} and I_{CC5} depend on cycle rate.
 2. I_{CC1} and I_{CC4} depend on output loading. Specified values are obtained with the outputs open.

CAPACITANCE (0°C ≤ Ta ≤ 70°C, V_{CC} = 5.0V ±10%, f = 1MHz)

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT |
|------------------|-------------------------|------|------|------|
| C _{IN1} | Address(A0 ~ A7) | — | 5 | pF |
| C _{IN2} | RAS, UCAS, LCAS, WE, OE | — | 5 | pF |
| C _{OUT} | I/O1 ~ I/O16 | — | 7 | pF |

9005650 0001437 447

A.C. OPERATING CONDITIONS

Test conditions : $V_{IH} / V_{IL} = 2.4 / 0.8V$ $V_{OH} / V_{OL} = 2.0 / 0.8V$ output loading $C_L = 50pF + 1TTL$

Operating conditions : ($0^\circ C \leq T_a \leq 70^\circ C$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$) (NOTES 3, 4, 5)

| NO. | NOTES | | PARAMETER | -40 | | -45 | | -50 | | -60 | | -70 | | UNIT | NOTE |
|-----|--|-------------------|---|------|------|------|------|------|------|------|------|------|------|------|-------|
| | JEDEC | STD. | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| 1 | t _{CL1QV} | t _{CAC} | Access Time from \overline{CAS} | — | 12 | — | 15 | — | 15 | — | 15 | — | 20 | ns | 6,13 |
| 2 | t _{CH2QV} | t _{CPA} | Access Time from \overline{CAS} Precharge | — | 28 | — | 30 | — | 30 | — | 35 | — | 40 | ns | 13,14 |
| 3 | t _{AVQV} | t _{AA} | Access Time from Column Address | — | 20 | — | 25 | — | 25 | — | 30 | — | 35 | ns | 7,13 |
| 4 | t _{RL1QV} | t _{RAC} | Access Time from \overline{RAS} | — | 40 | — | 45 | — | 50 | — | 60 | — | 70 | ns | 6,7 |
| 5 | t _{RL1CH1} | t _{CSH} | \overline{CAS} Hold Time | 40 | — | 45 | — | 50 | — | 60 | — | 70 | — | ns | |
| 6 | t _{RL1CH1} | t _{CHR} | \overline{CAS} Hold Time (\overline{CAS} before \overline{RAS} Refresh) | 8 | — | 8 | — | 8 | — | 10 | — | 10 | — | ns | |
| 7 | t _{RL1CH1} | t _{CHS} | \overline{CAS} Hold Time (Self Refresh Mode) | -50 | — | -50 | — | -50 | — | -50 | — | -50 | — | ns | |
| 8 | t _{CH2CL2} | t _{CPN} | \overline{CAS} Precharge Time (\overline{CAS} before \overline{RAS} Refresh) | 10 | — | 10 | — | 10 | — | 10 | — | 10 | — | ns | |
| 9 | t _{CH2CL2} | t _{CP} | \overline{CAS} Precharge Time (Fast Page Mode) | 5 | — | 5 | — | 5 | — | 5 | — | 5 | — | ns | 14 |
| 10 | t _{CL1CH1} | t _{CAS} | \overline{CAS} Pulse Width | 12 | 100K | 13 | 100K | 13 | 100K | 15 | 100K | 20 | 100K | ns | |
| 11 | t _{CL1RL2} | t _{CSR} | \overline{CAS} Setup Time (\overline{CAS} before \overline{RAS} Refresh) | 5 | — | 5 | — | 5 | — | 5 | — | 5 | — | ns | |
| 12 | t _{CL1QX} | t _{CLZ} | \overline{CAS} to Output in Low-Z | 0 | — | 0 | — | 0 | — | 0 | — | 0 | — | ns | 8 |
| 13 | t _{CH2RL2} | t _{CRP} | \overline{CAS} to \overline{RAS} Precharge Time | 5 | — | 5 | — | 5 | — | 5 | — | 5 | — | ns | |
| 14 | t _{CL1WL2} | t _{CWD} | \overline{CAS} to \overline{WE} Delay Time | 40 | — | 45 | — | 45 | — | 45 | — | 50 | — | ns | 11 |
| 15 | t _{CL1AX} | t _{CAH} | Column Address Hold Time | 5 | — | 8 | — | 8 | — | 10 | — | 15 | — | ns | |
| 16 | t _{RL1AX} | t _{AR} | Column Address Hold Time Referenced to \overline{RAS} | 30 | — | 30 | — | 35 | — | 40 | — | 40 | — | ns | |
| 17 | t _{AVCL2} | t _{ASC} | Column Address Setup Time | 0 | — | 0 | — | 0 | — | 0 | — | 0 | — | ns | 14 |
| 18 | t _{AVRH1} | t _{RAL} | Column Address to \overline{RAS} Lead Time | 20 | — | 22 | — | 27 | — | 30 | — | 35 | — | ns | |
| 19 | t _{AVWL2} | t _{AWD} | Column Address to \overline{WE} Delay Time | 47 | — | 52 | — | 57 | — | 60 | — | 65 | — | ns | 11 |
| 20 | t _{CL1DX} t _{WL1DX} | t _{DH} | Data Hold Time | 5 | — | 8 | — | 10 | — | 10 | — | 15 | — | ns | 12 |
| 21 | t _{DVCL2} t _{DWL2} | t _{DS} | Data Setup Time | 0 | — | 0 | — | 0 | — | 0 | — | 0 | — | ns | 12 |
| 22 | t _{CL1QV} | t _{OEa} | \overline{OE} Access Time | — | 12 | — | 13 | — | 15 | — | 15 | — | 20 | ns | |
| 23 | t _{WL1OL2} | t _{OEh} | \overline{OE} Command Hold Time | 8 | — | 8 | — | 15 | — | 15 | — | 20 | — | ns | |
| 24 | t _{CH2QV} | t _{OEED} | \overline{OE} to Data Delay Time | 6 | — | 7 | — | 10 | — | 10 | — | 10 | — | ns | |
| 25 | t _{CH2QZ} | t _{OFF} | Output Buffer Turn-off Delay Time | 0 | 10 | 0 | 13 | 0 | 13 | 0 | 15 | 0 | 20 | ns | 10 |
| 26 | t _{OH2QX} | t _{OEZ} | Output Buffer Turn-off Delay Time Referenced to \overline{OE} | 0 | 8 | 0 | 10 | 0 | 10 | 0 | 15 | 0 | 15 | ns | |
| 27 | t _{CL1RH1} | t _{RSH} | \overline{RAS} Hold Time | 12 | — | 13 | — | 15 | — | 15 | — | 20 | — | ns | |
| 28 | t _{OL1RH1} | t _{ROH} | \overline{RAS} Hold Time Referenced to \overline{OE} | 8 | — | 8 | — | 10 | — | 10 | — | 10 | — | ns | |
| 29 | t _{RH2RL2} | t _{RP} | \overline{RAS} Precharge Time | 25 | — | 25 | — | 25 | — | 30 | — | 40 | — | ns | |
| 30 | t _{RH2RL2} | t _{RPS} | \overline{RAS} Precharge Time (Self Refresh Mode) | 70 | — | 80 | — | 90 | — | 110 | — | 130 | — | ns | |
| 31 | t _{RL1RH1} | t _{RAS} | \overline{RAS} Pulse Width | 40 | 100K | 45 | 100K | 50 | 100K | 60 | 100K | 70 | 100K | ns | |
| 32 | t _{RL1RH1} | t _{RASP} | \overline{RAS} Pulse Width (Fast Page Mode) | 40 | 100K | 45 | 100K | 50 | 100K | 60 | 100K | 70 | 100K | ns | |
| 33 | t _{RL1RH1} | t _{RASS} | \overline{RAS} Pulse Width (Self Refresh Mode) | 300 | — | 300 | — | 300 | — | 300 | — | 300 | — | μs | |
| 34 | t _{RL1CL1} | t _{RCD} | \overline{RAS} to \overline{CAS} Delay Time | 12 | 28 | 13 | 30 | 13 | 35 | 13 | 45 | 13 | 50 | ns | 6 |
| 35 | t _{RH2CL2} | t _{RPC} | \overline{RAS} to \overline{CAS} Precharge Time | 10 | — | 10 | — | 10 | — | 10 | — | 10 | — | ns | |


| NO. | NOTES | | PARAMETER | -40 | | -45 | | -50 | | -60 | | -70 | | UNIT | NOTE |
|-----|---------------------|-------------------|---|------|------|------|------|------|------|------|------|------|------|------|-------|
| | JEDEC | STD. | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| 36 | t _{RL1AV} | t _{RAD} | RAS to Column Address Delay Time | 10 | 19 | 11 | 20 | 11 | 23 | 11 | 30 | 11 | 35 | ns | 7 |
| 37 | t _{RL1WL2} | t _{RWD} | RAS to WE Delay Time | 58 | — | 75 | — | 80 | — | 90 | — | 100 | — | ns | 11 |
| 38 | t _{CH2WL2} | t _{RCH} | Read Command Hold Time | 0 | — | 0 | — | 0 | — | 0 | — | 0 | — | ns | 9 |
| 39 | t _{RH2WL2} | t _{RRH} | Read Command Hold Time Referenced to RAS | 5 | — | 5 | — | 5 | — | 5 | — | 10 | — | ns | 9 |
| 40 | t _{WH2CL2} | t _{RCS} | Read Command Setup Time | 0 | — | 0 | — | 0 | — | 0 | — | 0 | — | ns | |
| 41 | t _{RL2RL2} | t _{RC} | Random Read or Write Cycle Time | 70 | — | 80 | — | 90 | — | 110 | — | 130 | — | ns | |
| 42 | t _{CL2CL2} | t _{PC} | Read or Write Cycle Time (Fast Page Mode) | 23 | — | 30 | — | 33 | — | 40 | — | 45 | — | ns | 13,14 |
| 43 | t _{RL2RL2} | t _{RMW} | Read-Modify-Write Cycle Time | 115 | — | 120 | — | 125 | — | 135 | — | 185 | — | ns | |
| 44 | t _{CL2CL2} | t _{PRMW} | Read-Modify-Write Cycle Time (Fast Page Mode) | 55 | — | 57 | — | 57 | — | 66 | — | 100 | — | ns | 13,14 |
| 45 | t _{REF} | t _{REF} | Refresh Period | — | 4 | — | 4 | — | 4 | — | 4 | — | 4 | ms | 15 |
| 46 | t _{RL1AX} | t _{RAH} | Row Address Hold Time | 7 | — | 8 | — | 8 | — | 8 | — | 8 | — | ns | |
| 47 | t _{AVRL2} | t _{ASR} | Row Address Setup Time | 0 | — | 0 | — | 0 | — | 0 | — | 0 | — | ns | |
| 48 | t _T | t _T | Transition Time (Rise and Fall) | 2 | 50 | 2 | 50 | 2 | 50 | 2 | 50 | 2 | 50 | ns | 4,5 |
| 49 | t _{CL1WH1} | t _{WCH} | Write Command Hold Time | 5 | — | 8 | — | 8 | — | 10 | — | 15 | — | ns | |
| 50 | t _{WL1WH1} | t _{WCP} | Write Command Pulse Width | 5 | — | 8 | — | 8 | — | 10 | — | 15 | — | ns | |
| 51 | t _{WL1CL2} | t _{WCS} | Write Command Setup Time | 0 | — | 0 | — | 0 | — | 0 | — | 0 | — | ns | 11 |
| 52 | t _{WL1CH1} | t _{CWL} | Write Command to CAS Lead Time | 12 | — | 13 | — | 13 | — | 15 | — | 20 | — | ns | |
| 53 | t _{WL1RH1} | t _{RWL} | Write Command to RAS Lead Time | 12 | — | 13 | — | 13 | — | 15 | — | 20 | — | ns | |

Notes:

- Eight Initialization Cycles are required following a 200µs pause after Power Up. These Initialization Cycles may consist of any combination of the following : RAS only refresh Cycles, Read Cycles, Write Cycles, CAS before RAS refresh Cycles.
- AC measurements assume t_T=3ns.
- V_{IH}(min.) and V_{IL}(max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
- Operation within the t_{RCD}(max.) limit ensures that t_{RAC}(max.) can be met. t_{RCD}(max.) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max.) limit, then access time is controlled by t_{CAC}.
- Operation within the t_{RAD}(max.) limit ensures that t_{RAC}(max.) can be met. t_{RAD}(max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD}(max.) limit, then access time is controlled by t_{AA}.
- Assumes three state test load (5pF and a 220 ohm to 1.3V Thevenin equivalent).
- Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- t_{OFF}(max.) defines the time at which the output achieves an open circuit condition and is not referenced to output voltage levels.
- t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS}(min.), the cycle is an early write cycle and data-out pins will remain open circuit (high impedance) throughout the entire cycle. If t_{RWD} ≥ t_{RWD}(min.), t_{CWD} ≥ t_{CWD}(min.) and t_{AWD} ≥ t_{AWD}(min.), the cycle is a read-modify-write cycle and the data-out will contain data read from the selected cell. If neither of the above conditions is satisfied, the condition of the data-out (at access time) is indeterminate.
- These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in read-modify-write cycles.
- Access time is determined by the longer of t_{AA}, t_{CAC}, or t_{CPA}.
- t_{ASC} ≥ t_{CP} to achieve t_{PC}(min.) and t_{CPA}(max.) values.
- t_{REF}=32msec for Long Refresh version (L version).

9005650 0001439 21T

WORD READ CYCLE




9005650 0001440 T31

NPN


632

BYTE READ CYCLE



9005650 0001441 978


WORD WRITE CYCLE (EARLY WRITE)



9005650 0001442 804




BYTE WRITE CYCLE (EARLY WRITE)




9005650 0001443 740

WORD WRITE CYCLE (OE-CONTROLLED WRITE)




9005650 0001444 687

BYTE WRITE CYCLE ($\overline{\text{OE}}$ -CONTROLLED WRITE)




9005650 0001445 513

WORD READ-MODIFY-WRITE CYCLE




9005650 0001446 45T

BYTE READ-MODIFY-WRITE CYCLE




9005650 0001447 396

FAST PAGE MODE WORD READ CYCLE




9005650 0001448 222

FAST PAGE MODE BYTE READ CYCLE




9005650 0001449 169

FAST PAGE MODE EARLY BYTE WRITE CYCLE




9005650 0001451 817

FAST PAGE MODE WORD READ-MODIFY-WRITE CYCLE




9005650 0001452 753

FAST PAGE MODE BYTE READ-MODIFY-WRITE CYCLE



9005650 0001453 69T


RAS ONLY REFRESH CYCLE



Note: \overline{WE} , \overline{OE} = Don't care.

 : High or Low

CAS BEFORE RAS REFRESH CYCLE



Note: \overline{WE} , \overline{OE} , A0~A7 = Don't care.


 : High or Low

9005650 0001454 526

NPNX


646

HIDDEN REFRESH CYCLE (WORD READ)




9005650 0001455 462

HIDDEN REFRESH CYCLE (BYTE READ)




9005650 0001456 3T9

HIDDEN REFRESH CYCLE (EARLY WORD WRITE)




9005650 0001457 235

HIDDEN REFRESH CYCLE (EARLY BYTE WRITE)



9005650 0001458 171

SELF REFRESH MODE



Note: $\overline{\text{WE}}$, $\overline{\text{OE}}$ = Don't care.

 : High or Low

■ The NN511663 / 1666 L version has a Self Refresh Mode.

a. Entering the Self Refresh Mode:

The NN511663L / 1666L Self Refresh Mode is entered by using $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycle and holding $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ signal "low" longer than 300 μ s.

b. Continuing the Self Refresh Mode:

The Self Refresh Mode is continued by holding $\overline{\text{RAS}}$ "low" after entering the Self Refresh Mode.

It does not depend on $\overline{\text{CAS}}$ being "high" or "low" after entering the Self Refresh Mode to continue the Self Refresh Mode.


c. Exiting the Self Refresh Mode:

The NN511663L / 1666L exits the Self Refresh Mode when the $\overline{\text{RAS}}$ signal is brought "high".


9005650 0001459 008

ORDERING INFORMATION

NN511663XX(X) - XX



NN511666XX(X) - XX



9005650 0001460 82T