

GaAs MMIC HIGH-ISOLATION SPDT SWITCH DC - 15 GHz


FEBRUARY 2001

Features

BANDWIDTH: DC-15 GHz

HIGH ISOLATION : > 50 dB

NON-REFLECTIVE DESIGN



General Description

The HMC132 chip is a fast, broadband SPDT switch featuring high (> 50 dB) isolation over the entire band, provided by on-chip ground vias. The switch is non-reflective at both RF1 and RF2 ports. Negative control voltage of 0 / -5 Vdc to 0 / -7 Vdc control the channel selection. Redundant A/B control lines lend versatility to MIC layouts.

7

DIE SPDT SWITCHES


Guaranteed Performance With 0/-5V Control, 50 Ohm System, -55 to +85 deg C

Parameter	Frequency	Min.	Typ.	Max.	Units
Insertion Loss	DC - 6 GHz		1.9	2.4	dB
	DC - 15 GHz		4.0	4.5	dB
Isolation	DC - 6 GHz	45	55		dB
	DC - 15 GHz	40	50		dB
Return Loss	DC - 6 GHz	14	17		dB
	DC - 15 GHz	9.5	11		dB
Input Power for 0.1 dB Compression	0.5 - 15 GHz	+20	+25		dBm
Input Power for 1 dB Compression	0.5 - 15 GHz	+22	+28		dBm
Input Third Order Intercept	0.5 - 15 GHz	+38	+42		dBm
Switching Characteristics					
tRISE, tFALL (10/90% RF)	DC - 15 GHz		3		ns
tON, tOFF (50% CTL to 10/90% RF)			6		ns


HMC132 HIGH-ISOLATION SPDT SWITCH DC - 15 GHz

FEBRUARY 2001


Insertion Loss



Isolation




Return Loss



HMC132 HIGH-ISOLATION SPDT SWITCH DC - 15 GHZ

FEBRUARY 2001

Schematic



Truth Table

Control Input		Signal Path State	
A	B	RF to RF1	RF to RF2
High	Low	ON	OFF
Low	High	OFF	ON


Absolute Maximum Ratings

Control Voltage Range	+0.5 to -7.5 Vdc
Storage Temperature	-65 to +150 deg C
Operating Temperature	-55 to +125 deg C

Control Voltages


State	Bias Condition
Low	0 to -0.2V @ 20uA Max.
High	-5V@200uA Typ to -7V@600uA Max

Outline



DIE THICKNESS IS 0.004, BACKSIDE IS GROUND
 BOND PADS ARE 0.004, SQUARE
 ALL DIMENSION IN INCHES ±0.001
 BOND PAD METALLIZATION: GOLD
 BACKSIDE METALLIZATION: GOLD

Suggested Driver Circuit



HMC132 HIGH-ISOLATION SPDT SWITCH DC - 15 GHZ

FEBRUARY 2001

Handling Precautions

Follow these precautions to avoid permanent damage:

Cleanliness: Handle the chips in a clean environment. DO NOT attempt to clean the chip using liquid cleaning systems.

Static Sensitivity: Follow ESD precautions to protect against $\geq \pm 250V$ ESD strikes (see page 8 - 2).

Transients: Suppress instrument and bias supply transients while bias is applied. Use shielded signal and bias cables to minimize inductive pick-up.

General Handling: Handle the chip along the edges with a vacuum collet or with a sharp pair of bent tweezers. The surface of the chip has fragile air bridges and should not be touched with vacuum collet, tweezers, or fingers.

Mounting

The chip is back-metallized and can be die mounted with AuSn eutectic preforms or with electrically conductive epoxy. The mounting surface should be clean and flat.

Eutectic Die Attach:

A 80/20 gold tin preform is recommended with a work surface temperature of 255 deg. C and a tool temperature of 265 deg. C. When hot 90/10 nitrogen/hydrogen gas is applied, tool tip temperature should be 290 deg. C.

DO NOT expose the chip to a temperature greater than 320 deg. C for more than 20 seconds. No more than 3 seconds of scrubbing should be required for attachment.

Epoxy Die Attach:

Apply a minimum amount of epoxy to the mounting surface so that a thin epoxy fillet is observed around the perimeter of the chip once it is placed into position.

Cure epoxy per the manufacturer's schedule.

Wire Bonding

Ball or wedge bond with 1.0 diameter pure gold wire. Thermosonic wirebonding with a nominal stage temperature of 150 deg. C and a ball bonding force of 40 to 50 grams or wedge bonding force of 18 to 22 grams is recommended. Use the minimum level of ultrasonic energy to achieve reliable wirebonds.

Wirebonds should be started on the chip and terminated on the package. RF bonds should be as short as possible.