

IR3Y49M1

CCD Signal Process & Digital Interface IC

DESCRIPTION


The IR3Y49M1 is a CMOS single-chip signal processing IC for CCD area sensors which includes correlated double sampling circuit (CDS), clamp circuit, programmable gain amplifier (PGA), reference voltage generator, black level detection circuit, 36 MHz 10-bit analog-to-digital converter (ADC), timing generator for internally required pulses, and serial interface for internal function control and PGA gain control.

FEATURES


- Low power consumption : 150 mW (TYP.)
- Wide gain range : 0 to 36 dB
(Gain step : 0.094 dB/step)
- High speed sample-and-hold circuits :
pulse width 7 ns (MIN.)
- Black level canceler
– Settling target : 16 to 127 LSB
- Capable of independent input of ADC conversion clock and data output clock
- Power down mode : less than 0.3 mW
- Built-in serial interface
- 10-bit ADC operating up to 36 MHz
– DNL : ± 0.8 LSB (TYP.)
– INL : ± 2.0 LSB (TYP.)
- Maximum input level of CCD signals : 1.1 Vp-p
- Accepts a direct signal input to ADC or PGA
(input level : 1.1 Vp-p (TYP.))
- Single +3 V power supply
- Package :
48-pin QFP* (P-QFP048-0707) 0.5 mm pin-pitch

*Contact SHARP in order to obtain the details of package dimensions of the IR3Y49M1.

PIN CONNECTIONS



BLOCK DIAGRAM



PIN DESCRIPTION

PIN NO.	SYMBOL	I/O	EQUIVALENT CIRCUIT	DESCRIPTION
1	NC	-		No connection.
2	AVDD4	-		Supply of 2.7 to 3.6 V analog power.
3	NC	-		No connection.
4	VRN	O		ADC internal negative reference voltage. (Connect to AVss via 0.1 μF.)
5	VRP	O		ADC internal positive reference voltage. (Connect to AVss via 0.1 μF.)
6	AVDD2	-		Supply of 2.7 to 3.6 V analog power.
7	AVDD2	-		Supply of 2.7 to 3.6 V analog power.
8	AVSS2	-		An analog grounding pin.
9	AVSS2	-		An analog grounding pin.
10	VCOM	O		ADC internal common reference voltage. (Connect to AVss via 0.1 μF.)
11	CCDIN	I		CDS circuit data input.
12	REFIN	I		CDS circuit reference input.
13	CLPCAP	O		Clamp level output. (Connect to AVss via 0.1 μF.)
14	ADIN	I		ADIN signal input.
15	OBCAP	O		Black level integration voltage. (Connect to AVss via 0.033 μF.)
16	MONOUT	O		Monitor output of CDS or PGA.

※ Internal FET gate

PIN NO.	SYMBOL	I/O	EQUIVALENT CIRCUIT	DESCRIPTION
17	NC	-		No connection.
18	AISET*	I		Internal analog circuit bias current input. (Connect to AVSS via 4.7 kΩ.)
19	AVDD1	-		Supply of 2.7 to 3.6 V analog power.
20	AVSS1	-		An analog grounding pin.
21	NC	-		No connection.
22	ADCK	I		ADC sampling clock input.
23	SHR	I		Reference sampling pulse input.
24	SHD	I		Data sampling pulse input.
25	ADCLP	I		Pulse input for ADIN clamp and black calibration control.
26	BLK	I		Blanking pulse input.
27	CCDCLP	I		Clamp control input.
28	OBP	I		Black level period pulse input.
29	SCK	I		Serial port clock input.
30	SDATA	I		Serial port data input.
31	CSN	I		Serial port chip selection (active at low).
32	STBYN	I	Power down control (power down at low).	
33	AVSS3	-		An analog grounding pin.
34	AVDD3	-		Supply of 2.7 to 3.6 V analog power.
35	RESETN	I		Reset signal input (reset at low).
36	OUTCK	I		Clock input for ADC output.

* High-Z at power down ※ Internal FET gate

PIN NO.	SYMBOL	I/O	EQUIVALENT CIRCUIT	DESCRIPTION
37	DO ₀ *	O		ADC digital output (3 state) (LSB).
38	DO ₁ *	O		ADC digital output (3 state).
39	DO ₂ *	O		ADC digital output (3 state).
40	DO ₃ *	O		ADC digital output (3 state).
41	DO ₄ *	O		ADC digital output (3 state).
42	DV _{SS}	-		A digital grounding pin.
43	DV _{DD}	-		Supply of 2.7 to 3.6 V digital power.
44	DO ₅ *	O		ADC digital output (3 state).
45	DO ₆ *	O		ADC digital output (3 state).
46	DO ₇ *	O		ADC digital output (3 state).
47	DO ₈ *	O		ADC digital output (3 state).
48	DO ₉ *	O		ADC digital output (3 state) (MSB).


* High-Z at power down

NOTE : NC pins are not connected internally, but recommended to be connected to AV_{SS}.


FUNCTIONAL DESCRIPTION

Outline

The configuration of IR3Y49M1 is described below.



GENERAL TIMING



NOTE : In this chart, the cycles of the OBP and CCDCLP show the same timing. But the OBP and CCDCLP can be input at different timing.


CDS (Correlated Double Sampling) Circuit

CDS circuit holds CCD precharge (reference) level at SHR pulse, then it samples CCD pixel data at SHD pulse. Correlated (common) noise is removed by subtracting precharge level from pixel data level. CDS has the gain of maximum 12 dB (6 dB/step).


The gain is controlled by setting of PGA gain of serial register as a part of total gain.

Connect signal from CCD sensor to CCDIN pin through C-coupling. Place the same capacitor between REFIN and AVss.

CDS Circuit



CDS Operation




Clamp Circuits

DC CLAMP

DC level of the CCDIN/REFIN input is fixed by internal DC clamp circuit. DC level of C-coupled CCD signal at the CDS input is set to CLPCAP by

the internal DC clamp circuit.

Normally clamp switches are turned on at black level calibration period. Place 0.1 μF external capacitance between CLPCAP and AVss.



CLAMP OF ADIN SIGNAL

Clamp operation for ADIN path is also available. Note that clamp voltage [CLPCAP] is different between CCDIN/REFIN input and ADIN input. Clamp operation of ADIN signal can be turned off by register setting.


Clamp circuit is controlled by ADCLP signal at "ADIN signal to ADC" mode. Black level calibration circuit is also controlled by ADCLP at "ADIN signal to PGA" mode.

CLAMP CONTROL

Following items are selectable by register setting.

- Clamp current [Mode (2) Register D7]
Normal or fast clamp is selectable for charge current. (Select normal clamp in general.)
- Clamp target [Mode (2) Register D5 & D4]
Input signals (REFIN and CCDIN) to be clamped are selectable. It is also possible to turn off the clamp function.

ADIN DC Clamp



Black Level Cancel Circuit

The purpose of a black level cancel circuit is to control the DC level of the PGA input so that the ADC output code at a optical black period may correspond to the black level code set up by the register. The black level code of (1 to) 16 to 127 LSB (default : 64 LSB) is available.

A black level cancel loop is established while the OBP pin is active. In this loop, the ADC output code is compared with the black level code and the voltage of the OBCAP capacitor is controlled by the result. Thus, the OBCAP voltage settles gradually, and the signal level of the optical black period corresponds to the established value.


The charge of the OBCAP capacitor is reset under

following conditions :


- ① Set the black level reset register to "1".
[Mode (1) Register D1 = 1]
- ② Set the RESET pin to low.
- ③ Power down (by the STBYN pin or register control)

The DC clamping [CCDCLP] is allowed while the OBP pin is low.

The black level cancellation is also available in "ADIN signal to PGA" mode. (See the broken line path of "Black Level Calibration" below.) The black level cancellation is available at the ADCLP period in this mode. (That means a clamping and a black level cancelling are done simultaneously.)



Black Level Calibration



Black Level Calibration Timing

Gain Control Circuit


The total gain for CCD input signal covers from 0 to 36 dB.

This range consists of CDS (0 to 12 dB (6 dB/step)), PGA rough (0 to 18 dB (6 dB/step)), and PGA fine (0 to 6 dB (0.094 dB/step)). Total gain is

controlled (as described below) by 9-bit gain control register. The gain is fixed at maximum gain when the code exceeds 382 (decimal).

The gain of ADIN (which bypasses CDS) is 0 to 24 dB.

www.DataSheet4U.com



Gain Control

A/D Converter Circuit

The IR3Y49M1 integrates an 36 MHz 10-bit full pipeline A/D converter (ADC).

This ADC converts following signals :

1. The signal from the CCDIN input through a CDS and a PGA
2. The signal from the ADIN input through a PGA at the ADIN (PGA input) mode.
3. The signal from the ADIN input at the ADIN (ADC input) mode.

A/D CONVERSION RANGE

The analog input range of the ADC is determined by the internal reference voltage.

The full scale of the ADC is 1.1 Vp-p (single end).

A/D CONVERTER OUTPUT CODE (AT MODE (1) REGISTER D₅ = 1)

The format of an ADC digital output is a straight binary.

Thus, when input a zero reference voltage, the output code is "all 0", and when input a full scale voltage, the output code is "all 1".

CLOCK, PIPELINE DELAY, DIGITAL DATA OUTPUT TIMING

The ADCK input is used for an A/D conversion.

The ADC input signal is sampled at the falling edge of the ADCK input and 10-bit parallel data is output at the rising edge of the ADCK input after 5.5 clocks of pipeline delay.

HIGH-Z CONTROL OF ADC DIGITAL OUTPUT

ADC digital outputs become High-Z under following conditions :

- ① Set the ADC output bit to "1".
[Mode (1) Register D₂ = 1]
- ② Set the SYBYN pin to low.
- ③ Set the power control bit to "1".
[Mode (1) Register D₀ = 1]

ADC Data Output (Coding : Straight Binary)

A/D INPUT	DIGITAL OUTPUT CODE									
	MSB									LSB
	D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Full scale	1	1	1	1	1	1	1	1	1	1
:					:					
:	1	0	0	0	0	0	0	0	0	0
:	0	1	1	1	1	1	1	1	1	1
:					:					
Clamp reference	0	0	0	0	0	0	0	0	0	0


Miscellaneous Functions

ADC DIRECT INPUT (ADIN MODE)

The direct input path to the ADC or the PGA becomes available by the register setting. The selectable paths are showed below :

- 1. Function disable (default)
[Mode (1) Register D5 = 0, D4 = 0]


- 2. ADIN input to the PGA
[Mode (1) Register D5 = 0, D4 = 1]
 - 3. ADIN input to the ADC
[Mode (1) Register D5 = 1, D4 = don't care]
- At the ADIN mode, the BLK, SHD and SHR inputs are ignored.



ADIN Signal Processing (PGA Input)

The operation at ADC direct input is shown below. Thus, the clamped level at the ADCLP timing becomes a reference (CLPCAP at the figure

below), and the ADIN input dynamic range is +1.1 V (TYP.) from the reference level.



ADIN Signal Input Level

POWER DOWN MODE

The power down mode can be set either by register setting or STBYN pin.

If one of them is set, the IR3Y49M1 powers down. ("OR" logic)


MONITOR OUTPUT

By setting the register [Mode (2) Register D1 & D0], the signal from MONOUT is selectable. Alternatives are OFF, CDS output, PGA output, or REFIN/CCDIN output. Note that the gain of the

MONOUT pin is fixed to 0 dB regardless the setting of gain control register when the CDS output is selected. The output level of MONOUT is shown below. The MONOUT level becomes V_{COM} at zero reference level. The signals are output in reverse for the CCD input. The output level of MONOUT becomes approx. -2 to -3 dB for the input amplitude.

CAUTION :

V_{COM} pin can not drive an external circuit.



Monitor Output Level

POLARITY INVERSION

The following input polarities can be inverted by register setting :

① ADCK (A/D converter sampling clock)

[Mode (1) Register D6]

② SHR and SHD (CDS sampling clock)

[Mode (2) Register D3 & D2]

③ BLK, OBP, CCDCLP and ADCLP (Enable controls)

[Mode (2) Register D3 & D2]

Data Output Clock

The ADCK input or the OUTCK input is selectable as a ADC data output clock.

General Notice for Power Supply

It is recommended to supply power to both AVDD and DVDD from a single regulator.


(Keep the absolute maximum rating : $DVDD \leq (AVDD + 0.3 \text{ V})$ even at the power-up and power-down sequence.)

Refer to "**APPLICATION CIRCUIT EXAMPLE**" for power supply decoupling.

Serial Interface Circuit

The internal registers of IR3Y49M1 are controlled by the 3-wire serial interface. The data is a 16-bit-length serial data that consists of a 2-bit operation code, a 4-bit address, and a 10-bit data. The each bit is fetched at the rising edge of the SCK input and the data is executed at the rising edge of the CSN input. When not access, make the CSN input high.

It is prohibited to write to a non-defined address. When a data length is below 16-bit, the data is not executed.



Serial Interface Write Control

Registers

The IR3Y49M1 has 10-bit x 6 registers to control its operations. Two of the seven registers are used for

the LSI testing.

All registers are write only. The serial registers are written by serial interface.

Register Map

R/W	ADDRESS				REGISTER NAME	MAJOR FUNCTIONS [DATA]
	A3	A2	A1	A0		
W	0	0	0	0	Mode (1)	ADCK polarity/ADIN connection/BLK cancel loop/ADC output/Black level reset/Power down
W	0	0	0	1	Mode (2)	Clamp current/ADIN clamp/Clamp target/ S/H, enable logic/Monitor selection
W	0	0	1	0	Gain	Total gain
W	0	0	1	1	Black level	ADC code at black level (1 LSB step)
W	0	1	0	0	Test (1)	Test mode (1) (ADIN coupling mode)
W	0	1	0	1	Test (2)	Test mode (2)

1. Register name Mode (1)

2. Register address
[Write]

A3	A2	A1	A0
0	0	0	0

3. Register bit assignment

	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Default	X	X	X	0	0	0	0	0	0	0
Functions										
ADCK polarity				<->						
ADIN connection					<---->					
BLK cancel loop							<->			
ADC output								<->		
Black level reset									<->	
Power down										<->

X : Don't care

4. Register operations

	CONTROLS										OPERATIONS	NOTE
	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		
ADCK polarity				0							Normal operation as timing chart	
				1							ADCK clock inversion	1
ADIN connection					0	0					ADIN function OFF	
					0	1					ADIN signal to PGA	
					1	X					ADIN signal to ADC	
BLK cancel loop							0				Normal operation [Black cancel]	
							1				OB cancel loop OFF	2
ADC output								0			Normal operation [ADC data output]	
								1			ADC output High-Z [or logic of STBYN]	3
Black level reset									0		Normal operation	
									1		Black level reset [or logic of RESETN]	4
Power down										0	Normal operation	
										1	Power down [or logic of STBYN]	

NOTES :

X : Don't care

1. D₀ to D₉ are output at the rising edge of ADCK in clock inversion mode.
2. Black cancel loop ON/OFF control
At D₃ = 1, black cancel loop is turned off.
And fixed value [64 (decimal)] is set to comparator of black level control.
3. ADC output is set to high impedance if one of the following case is true.
Case 1 : Set "ADC output" bit to "1".
Case 2 : Set STBYN pin to low.
Case 3 : Set "Power down" bit to "1".
4. Black level integral CAP [OBCAP] is discharged if the following case is true.
Case 1 : Set "Black level reset" to "1".
Case 2 : Set RESETN pin to low.

1. Register name Mode (2)

2. Register address
[Write]

A3	A2	A1	A0
0	0	0	1

3. Register bit assignment

	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Default	X	X	0	0	0	0	0	0	0	0
Functions										
Clamp current			<->							
ADIN clamp			<->							
Clamp target					<---->					
S/H, enable logic							<---->			
Monitor selection									<---->	

X : Don't care

4. Register operations

	CONTROLS										OPERATIONS	NOTE	
	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0			
Clamp current			0									Normal clamp	
			1									Fast clamp	
ADIN clamp			0									Clamp operation active for ADIN	
			1									No clamp for ADIN	
Clamp target				0	0							Normal mode [clamp both REFIN & CCDIN]	
				0	1							Clamp REFIN only	
				1	0							Clamp CCDIN only	
				1	1							Clamp OFF	
S/H, enable logic							0	0				Normal operation as timing chart	
							0	1				S/H control polarity inversion	1
							1	0				Enable control polarity inversion	2
							1	1				Both of S/H and enable inversion	
Monitor selection									0	0		Monitor OFF	
									0	1		CDS signal to monitor	3
									1	0		PGA output monitor	4
									1	1		Output REFIN and CCDIN (for calibration)	

NOTES :

1. The S/H signals are SHR and SHD.
2. The enable controls are BLK, OBP, CCDCLP, and ADCLP.
3. At this mode, monitor output gain = 0 dB regardless of CDS gain.
4. At this mode, monitor output depends on CDS gain.

1. Register name Gain

2. Register address
[Write]

A3	A2	A1	A0
0	0	1	0

3. Register bit assignment

	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Default	X	0	0	0	0	0	0	0	0	0
Functions										
Total gain	<----->									

X : Don't care

4. Register operations

	CONTROLS										DECIMAL	HEX	TOTAL GAIN (dB)	NOTE
	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0				
Total gain (For CCDIN input)	0	0	0	0	0	0	0	0	0	0	0	0	0.000	1
	0	0	0	0	0	0	0	0	0	1	1	1	0.094	
	0	0	0	0	0	0	0	0	1	0	2	2	0.188	
	0	0	0	0	0	0	0	0	1	1	3	3	0.281	
	0	0	0	0	0	0	0	1	0	0	4	4	0.375	
					...									
	0	0	0	0	1	1	1	1	1	0	62	3E	5.813	
	0	0	0	0	1	1	1	1	1	1	63	3F	5.906	
	0	0	1	0	0	0	0	0	0	0	64	40	6.000	
	0	0	1	0	0	0	0	0	0	1	65	41	6.094	
					...									
	0	1	0	0	0	0	0	0	0	0	128	80	12.000	
					...									
	0	1	1	0	0	0	0	0	0	0	192	C0	18.000	
					...									
	1	0	0	0	0	0	0	0	0	0	256	100	24.000	
					...									
	1	0	1	0	0	0	0	0	0	0	320	140	30.000	
					...									
	1	0	1	1	1	1	1	0	0	0	380	17C	35.625	
1	0	1	1	1	1	1	0	1	1	381	17D	35.719		
1	0	1	1	1	1	1	1	0	0	382	17E	35.813		
1	0	1	1	1	1	1	1	1	1	383	17F	35.906		
1	1	0	0	0	0	0	0	0	0	384	180	35.906		
				...									2	
1	1	1	1	1	1	1	1	1	1	511	1FF	35.906		

	CONTROLS										DECIMAL	HEX	TOTAL GAIN (dB)	NOTE
	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0				
Total gain (For PGA input)	0	0	0	0	0	0	0	0	0	0	0	0	0.000	1
	0	0	0	0	0	0	0	0	0	1	1	1	0.094	
	0	0	0	0	0	0	0	0	1	0	2	2	0.188	
	0	0	0	0	0	0	0	0	1	1	3	3	0.281	
	0	0	0	0	0	0	0	1	0	0	4	4	0.375	
				...										
	0	0	0	1	1	1	1	1	1	0	62	3E	5.813	
	0	0	0	1	1	1	1	1	1	1	63	3F	5.906	
	0	0	1	0	0	0	0	0	0	0	64	40	6.000	
	0	0	1	0	0	0	0	0	0	1	65	41	6.094	
				...										
	0	1	0	0	0	0	0	0	0	0	128	80	12.000	
				...										
	0	1	1	0	0	0	0	0	0	0	192	C0	18.000	
				...										
	0	1	1	1	1	1	1	1	1	0	254	FE	23.813	
	0	1	1	1	1	1	1	1	1	1	255	FF	23.906	
	1	0	0	0	0	0	0	0	0	0	256	100	23.906	
	1	0	0	0	0	0	0	0	0	1	257	101	23.906	
	1	0	0	0	0	0	0	0	1	0	258	102	23.906	
			...										3	
1	1	1	1	1	1	1	1	1	1	511	1FF	23.906		

NOTES :

1. Total gain is specified relative gain from the minimum gain.
2. Gain is always (35.906 dB, TYP.) for code greater than 382 (decimal).
3. Gain is always (23.906 dB, TYP.) for code greater than 254 (decimal).

1. Register name Black level

2. Register address
[Write]

A3	A2	A1	A0
0	0	1	1

3. Register bit assignment

	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Default	X	X	X	1	0	0	0	0	0	0
Functions										
Black level				<----->						

X : Don't care

4. Register operations

	OPERATIONS [ADC CODE : BINARY]										BLACK CODE		NOTE
	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0	DECIMAL	HEX	
Black level				0	0	0	0	0	0	0	FORBIDDEN	FORBIDDEN	
				0	0	0	0	0	0	1	1	1	1
													1
				0	0	0	1	1	1	1	15	F	1
				0	0	1	0	0	0	0	16	10	
				0	0	1	0	0	0	1	17	11	
				0	0	1	0	0	1	0	18	12	
				0	0	1	0	0	1	1	19	13	
				0	1	0	0	0	0	0	32	20	
				1	0	0	0	0	0	0	64	40	
				1	1	1	1	1	0	0	124	7C	
				1	1	1	1	1	0	1	125	7D	
			1	1	1	1	1	1	0	126	7E		
			1	1	1	1	1	1	1	127	7F		

NOTE :

- Codes 1 to 15 are available but not recommended. Black calibration period is specified under 15 < code < 128.

1. Register name Test (1)

2. Register address
[Write]

A3	A2	A1	A0
0	1	0	0

3. Register bit assignment

	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Default	X	0	0	0	0	0	0	0	0	0
Functions										
ADIN test mode		<->								

NOTE : X : Don't care
D7 to D0 must always be "0".

4. Register operations

	CONTROLS										OPERATIONS
	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
ADIN test mode		0									Normal operation
		1									VCOM centered ADIN for AC coupling

The Test register (D8) is for the AC coupled ADIN input mode. At this mode, the DC bias becomes the VCOM voltage and no clamp signals are required.

Connect a 50 kΩ resistor between the ADIN (pin 14) and CLPCAP (pin 13), and input the signal to the ADIN pin via a capacitor.

1. Reference name Test (2)

2. Register address
[Write]

A3	A2	A1	A0
0	1	0	1

3. Register bit assignment

	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Default	X	X	X	X	X	X	0	0	0	0
Functions										
Test modes							<----->			

NOTE : X : Don't care
D3 to D0 must always be "0".

ABSOLUTE MAXIMUM RATINGS (AVSS = DVSS = 0 V, all voltages are with respect to GND.)

PARAMETER	SYMBOL	CONDITIONS	RATING	UNIT	NOTE
Power supply voltage	AVDD		-0.3 to +4.5	V	
	DVDD		-0.3 to +4.5 or AVDD + 0.3	V	1
Voltage difference	VDLT	DVDD - AVDD	0.3	V	
Power consumption	Pd	TA ≤ 25°C	570	mW	
Pd derating ratio		TA > 25°C	4.5	mW/°C	
Input current	IIN	Except power supply pins	±10	mA	
Analog input voltage	VINA		AVSS - 0.3 to AVDD + 0.3	V	
Digital input voltage (Input pin)	VINL		AVSS - 0.3 to AVDD + 0.3	V	
Digital input voltage (Output pin)	VONL		AVSS - 0.3 to AVDD + 0.3	V	2
Operating temperature	TOPR		-30 to +85	°C	
Storage temperature	TSTG		-40 to +125	°C	

NOTES :

- The higher voltage of 4.5 V or AVDD + 0.3 V specifies maximum value of DVDD absolute maximum rating.
- The VONL limits the excess voltage applied to digital output pins.

WARNING :

Operation at or beyond these limits may result in permanent damage to the device. Normal operating specifications are not guaranteed at these extremes.

RECOMMENDED OPERATING CONDITIONS

(AVSS = DVSS = 0 V, all voltages are with respect to GND.)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply voltage	Analog	At start-up, turn on AVDD before (or at the same time as) turning on DVDD.	2.7	3.0	3.6	V
	Digital output		2.7	3.0	AVDD	V

ELECTRICAL CHARACTERISTICS**Supply Current (NOTE 1)**

(TA = +25°C, AVDD = DVDD = 3.0 V)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Supply current at normal operation	Analog	fs = 36 MHz		50	60	mA	2
	Digital			5	8	mA	2, 3
Supply current at monitor active	IPE	fs = 36 MHz		52	63	mA	3
Supply current at power down	IPD				0.1	mA	4

NOTES :

- Specified at a 4.7 kΩ AISET resistance. Use a high precision resistor because it influences the supply current.
- Specified when the monitor function is off.
- Measured when connecting 10 pF capacitors between D0 to D9 pins and GND, and inputting full scale of 1 MHz sine wave to the ADC.
- Measured under no analog input and with clock fixed at low.

Analog Specifications

(Unless otherwise specified, $AV_{DD} = DV_{DD} = 3.0\text{ V}$, $T_A = +25^\circ\text{C}$, signal frequency $f_{IN} = 1\text{ MHz}$, signal level = full scale – 1 dB)

The current direction flowing into the pin is positive direction.

CDS & CLAMP CIRCUITS

(Sampling frequency $f_s = 36\text{ MHz}$)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Analog input range	V_{ICDS}	CCDIN input		1.1		Vp-p	1
	V_{IAI}	ADIN input		1.1		Vp-p	
Equivalent input noise	NI	At $f_s = 36\text{ MHz}$	At max. gain	50		μV_{rms}	2
			At min. gain	200		μV_{rms}	
Input capacitance	C_{IN}	CCDIN, ADIN & REFIN		15		pF	
Input bandwidth	CBW				1	pixel	3
Clamp voltage	V_{CLPCAP}	CCDIN input	1.7	1.85	2.0	V	
		ADIN input	1.2	1.35	1.5	V	
Black calibration time	tbKCAL				3000	pixel	4

NOTES :

- The signal dynamic range is below the clamp voltage at the CCDIN input, and it is above the one at the ADIN input.
- Measured at the MONOUT pin. The noise bandwidth is 100 kHz to 5 MHz.
- The bandwidth from the CCDIN/REFIN to the ADC. This is defined as the settling time of the ADC when the full scale – 1 dB step input is inputted (at min. gain).
- The time that is needed to settle the average value within $\pm 1\text{ LSB}$ for the set code when the black level of 0 to 50% of the full scale is input. (The OBCAP capacitor is $0.033\ \mu\text{F}$.)

The value of the OBCAP capacitor determines the bandwidth of the black calibration loop. The loop gain is

also affected by the operation frequency. Therefore, the maximum frequency that is needed to settle within a limited time and the minimum frequency that is needed to avoid the undesirable oscillation are defined corresponding with the external capacitance. Refer to the table below to select the capacitance.

External Capacitance & Maximum and Minimum Conversion Frequency

PARAMETER	OBCAP	MIN.	MAX.	UNIT
Conversion frequency	$0.033\ \mu\text{F}$	9.6	36	MHz
	$0.1\ \mu\text{F}$	2.8	10	MHz
	$0.33\ \mu\text{F}$	0.9	3.4	MHz

TOTAL GAIN

PARAMETER		SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
CCDIN input	Minimum gain	GMNN	Absolute gain	-1.9	-0.9	0.1	dB	1
	Maximum gain	GMXN	Relative gain	34.906	35.906	36.906	dB	
	Gain step	GST		0	0.094	0.188	dB	
ADIN input	Minimum gain	GMNA	Absolute gain	-1.35	-0.35	0.65	dB	1
	Maximum gain	GMXNA	Relative gain	22.906	23.906	24.906	dB	
	Gain step	GSTA		0	0.094	0.188	dB	
Total (CDS + PGA) gain monotonicity		ERPA				±1	LSB	2

NOTES :

1. Measured at the digital output pins (DO₀ to DO₉). When the input voltage is 1.0 V_{p-p} and ADC output is the full scale, the absolute gain is defined as a 0 dB. The relative gain is the relative value from the absolute gain. The gain monotonicity is guaranteed.
2. Measured at the digital output pins (DO₀ to DO₉).

A/D CONVERTER CIRCUIT

(fs = 36 MHz, Input signals to ADIN.)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Resolution	RES				10	bits	
Integral nonlinearity	INL	fs = 36 MHz		±2.0	±2.5	LSB	
Differential nonlinearity	DNL			±0.8	±1.3	LSB	
S/N	SN			56		dB	
S/(N + D)	SND			54		dB	
ADC common voltage	VCOM		1.0	1.1	1.2	V	
VREF voltage (positive)	VRP		1.25	1.35	1.45	V	
VREF voltage (negative)	VRN		0.75	0.85	0.95	V	
ADC output black level calibration code	CCAL		16		127	LSB	
			1		127	LSB	1
Calibration code resolution	STCAL			1		LSB	

NOTE :

1. Black level calibration period (tbKCAL) is specified when the CCAL is from 16 to 127 LSB.
Although black level codes of 1 to 15 could be set, tbKCAL is not guaranteed for these codes.

Switching Characteristics


(AVDD, DVDD = 3.0 V, AVSS, DVSS = 0 V, TA = -30 to +85°C, CL = 10 pF)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Conversion frequency	fs		0.5		36	MHz	
Clock cycle time	tcyc		27.78			ns	
Clock rise time	tR	(30%→70%) AVDD, DVDD			2	ns	
Clock fall time	tF	(70%→30%) AVDD, DVDD			2	ns	
Clock low period	tL		11.89			ns	
Clock high period	tH		11.89			ns	
SHR pulse width	tWR		7			ns	
SHD pulse width	tWD		7			ns	
SHR sampling aperture	tDR				3	ns	
SHD sampling aperture	tDD				3	ns	
Data pulse setup	tsUD		-0.5			ns	1
Data pulse hold	tHD		2.5			ns	
Sampling pulse non-overlap	tSP		1			ns	
Enable pulse setup	tsUE		10			ns	
Enable pulse hold	tHE		10			ns	
OUTCK setup	tsUOC		0			ns	
OUTCK hold	thOC		10			ns	
ADC output data delay	tDL		5		20	ns	
3 state disable delay	tDLd	Active→High-Z		20		ns	
3 state enable delay	tDLe	High-Z→Active		20		ns	

NOTE :




- When SHD ↑ is earlier than ADCK ↑, assumed positive.
(In the above table, SHD ↑ can be delayed a maximum of 0.5 ns behind ADCK ↑.)

TIMING CHART



This chart is shown when the Mode (1) D6 bit is set to "0", and an external clock is input to the OUTCK pin.

AD Conversion Timing (At ADIN (ADC) Input [Mode (1) Register D5 = 1])



These figures are shown when the Mode (1) D6 bit is set to "0", and an external clock is input to the OUTCK pin.

NOTE :

At default condition in ADIN mode, data are sampled at the falling edge of the ADCK clock, and are output at the rising edge of the OUTCK clock. When the data are sampled and are output at the falling edge of the ADCK clock, set ADCK polarity register to "1". When ADCK is inverted by register OUTCK input clock is invalid. Digital output D₀ to D₉ are output delayed from ADCK ↑ by T_{DL}.

(The upper figure on the previous page shows default timing, and the lower left figure on the previous page shows inverted timing.)

Delay from data sampling to data output

ADCK normal : At [Mode (1) Register D₆ = 0]

5.5 clk delay

ADCK inversion : At [Mode (1) Register D₆ = 1]


6.0 clk delay

In ADIN input mode, the above-mentioned register setting is available.

At ADIN (PGA) input [Mode (1) Register D₅ = 0 & D₄ = 1] digital data output is delayed from above timing by 2 clk.

www.DataSheet4U.com


ADCK Clock Waveform



CONTROL INTERFACE TIMING

(AVDD, DVDD = 3.0 V, AVSS, DVSS = 0 V, TA = -30 to +85°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
SCK clock cycle time	fscyc				10	MHz
SCK clock low width	tsLO		40			ns
SCK clock high width	tshI		40			ns
Setup time	tssU		20			ns
Hold time	tsh		20			ns
SCK, CSN rise time	tsR	30%→70%			6	ns
SCK, CSN fall time	tsF	70%→30%			6	ns
Serial data number	SNUM			16		pcs



Serial I/F Timing

Digital DC Characteristics


(AVDD, DVDD = 3.0 V, AVSS, DVSS = 0 V, TA = -30 to +85°C, measured as DC characteristics.)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	VIL1				0.3AVDD	V	1
Input "High" voltage	VIH1		0.7AVDD			V	
Input "Low" voltage	VIL2				0.2AVDD	V	2
Input "High" voltage	VIH2		0.8AVDD			V	
Output "Low" voltage	VoL	IoL = 1 mA			0.3DVDD	V	
Output "High" voltage	VoH	IoH = -1 mA	0.7DVDD			V	
Input "High" leakage current	ILING				±10	µA	
High-Z leakage current	IoZ				±10	µA	


NOTES :

1. Applied for SHD, SHR, ADCK, BLK, OBP, CCDCLP, ADCLP, CSN, SCK and SDATA.
2. Applied to RESETN, STBYN and OUTCK.

Data Output Sequence



Pixel Data Readout Sequence (1) : Conversion Start



Pixel Data Readout Sequence (2) : Conversion End

Clock Timing Variations by Register Settings

The variations of clock timings when it is inverted by register settings.


1. No inversion

(Mode (1) Register D6 = 0, Mode (2) Register D2 = 0; Default) (Upper figure)


2. ADCK inversion

(Mode (1) Register D6 = 1, Mode (2) Register D2 = 0) (Lower figure)

NOTE : D0 to D9 are output at the rising edge of ADCK in clock inversion mode.




Pulse Control (Default : No Inversion)




Pulse Control (ADCK Inversion)

3. SHR & SHD inversion
 (Mode (1) Register D6 = 0, Mode (2) Register
 D2 = 1) (Upper figure)

4. ADCK, SHR & SHD inversion
 (Mode (1) Register D6 = 1, Mode (2) Register
 D2 = 1) (Lower figure)
NOTE : D0 to D9 are output at the rising edge of ADCK
 in clock inversion mode.




Pulse Control (SHR & SHD Inversion)



Pulse Control (ADCK, SHR & SHD Inversion)

APPLICATION CIRCUIT EXAMPLE

The following schematic is the reference circuit for system design.
 Optimize capacitance and resistance according to the system environment.



SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.

SHARP®

NORTH AMERICA

SHARP Microelectronics of the Americas
5700 NW Pacific Rim Blvd.
Camas, WA 98607, U.S.A.
Phone: (1) 360-834-2500
Fax: (1) 360-834-8903
Fast Info: (1) 800-833-9437
www.sharpsma.com

EUROPE

SHARP Microelectronics Europe
Division of Sharp Electronics (Europe) GmbH
Sonninstrasse 3
20097 Hamburg, Germany
Phone: (49) 40-2376-2286
Fax: (49) 40-2376-2232
www.sharpsme.com

JAPAN

SHARP Corporation
Electronic Components & Devices
22-22 Nagaike-cho, Abeno-Ku
Osaka 545-8522, Japan
Phone: (81) 6-6621-1221
Fax: (81) 6117-725300/6117-725301
www.sharp-world.com

TAIWAN

SHARP Electronic Components
(Taiwan) Corporation
8F-A, No. 16, Sec. 4, Nanking E. Rd.
Taipei, Taiwan, Republic of China
Phone: (886) 2-2577-7341
Fax: (886) 2-2577-7326/2-2577-7328

SINGAPORE

SHARP Electronics (Singapore) PTE., Ltd.
438A, Alexandra Road, #05-01/02
Alexandra Technopark,
Singapore 119967
Phone: (65) 271-3566
Fax: (65) 271-3855

KOREA

SHARP Electronic Components
(Korea) Corporation
RM 501 Geosung B/D, 541
Dohwa-dong, Mapo-ku
Seoul 121-701, Korea
Phone: (82) 2-711-5813 ~ 8
Fax: (82) 2-711-5819

CHINA

SHARP Microelectronics of China
(Shanghai) Co., Ltd.
28 Xin Jin Qiao Road King Tower 16F
Pudong Shanghai, 201206 P.R. China
Phone: (86) 21-5854-7710/21-5834-6056
Fax: (86) 21-5854-4340/21-5834-6057
Head Office:
No. 360, Bashen Road,
Xin Development Bldg. 22
Waigaoqiao Free Trade Zone Shanghai
200131 P.R. China
Email: smc@china.global.sharp.co.jp

HONG KONG

SHARP-ROXY (Hong Kong) Ltd.
3rd Business Division,
17/F, Admiralty Centre, Tower 1
18 Harcourt Road, Hong Kong
Phone: (852) 28229311
Fax: (852) 28660779
www.sharp.com.hk
Shenzhen Representative Office:
Room 13B1, Tower C,
Electronics Science & Technology Building
Shen Nan Zhong Road
Shenzhen, P.R. China
Phone: (86) 755-3273731
Fax: (86) 755-3273735