


## DUAL P-CHANNEL ENHANCEMENT-MODE POWER MOSFETS

Simple drive requirement  
 Lower gate charge  
 Fast switching characteristics




$BV_{DSS}$  -30V  
 $R_{DS(ON)}$  24m $\Omega$   
 $I_D$  -7.7A

### Description

Advanced Power MOSFETs from Silicon Standard provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The SSM4957M is in the SO-8 package, which is widely preferred for commercial and industrial surface mount applications, and is well suited for low-voltage applications.



 This device is available with Pb-free lead finish (second-level interconnect) as SSM4957GM.

### Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	-30	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	V
$I_D @ T_A=25^\circ\text{C}$	Continuous Drain Current <sup>3</sup>	-7.7	A
$I_D @ T_A=100^\circ\text{C}$	Continuous Drain Current <sup>3</sup>	-6.1	A
$I_{DM}$	Pulsed Drain Current <sup>1</sup>	-30	A
$P_D @ T_A=25^\circ\text{C}$	Total Power Dissipation	2	W
	Linear Derating Factor	0.016	W/ $^\circ\text{C}$
$T_{STG}$	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
$T_J$	Operating Junction Temperature Range	-55 to 150	$^\circ\text{C}$

### Thermal Data

Symbol	Parameter	Value	Unit
Rthj-a	Thermal Resistance Junction-ambient <sup>3</sup>	Max. 62.5	$^\circ\text{C}/\text{W}$

**Electrical Characteristics @ T<sub>j</sub>=25°C (unless otherwise specified)**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =-250uA	-30	-	-	V
ΔBV <sub>DSS</sub> /ΔT <sub>j</sub>	Breakdown Voltage Temperature Coefficient	Reference to 25°C, I <sub>D</sub> =-1mA	-	-0.02	-	V/°C
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =-10V, I <sub>D</sub> =-7A	-	-	24	mΩ
		V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-5A	-	-	36	mΩ
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250uA	-1	-	-3	V
g <sub>fs</sub>	Forward Transconductance	V <sub>DS</sub> =-10V, I <sub>D</sub> =-7A	-	12	-	S
I <sub>DSS</sub>	Drain-Source Leakage Current (T <sub>j</sub> =25°C)	V <sub>DS</sub> =-30V, V <sub>GS</sub> =0V	-	-	-1	uA
	Drain-Source Leakage Current (T <sub>j</sub> =70°C)	V <sub>DS</sub> =-24V, V <sub>GS</sub> =0V	-	-	-25	uA
I <sub>GSS</sub>	Gate-Source Leakage	V <sub>GS</sub> =±20V	-	-	±100	nA
Q <sub>g</sub>	Total Gate Charge <sup>2</sup>	I <sub>D</sub> =-7A	-	27	45	nC
Q <sub>gs</sub>	Gate-Source Charge	V <sub>DS</sub> =-24V	-	5	-	nC
Q <sub>gd</sub>	Gate-Drain ("Miller") Charge	V <sub>GS</sub> =-4.5V	-	18	-	nC
t <sub>d(on)</sub>	Turn-on Delay Time <sup>2</sup>	V <sub>DS</sub> =-15V	-	14	-	ns
t <sub>r</sub>	Rise Time	I <sub>D</sub> =-1A	-	11	-	ns
t <sub>d(off)</sub>	Turn-off Delay Time	R <sub>G</sub> =3.3Ω, V <sub>GS</sub> =-10V	-	38	-	ns
t <sub>f</sub>	Fall Time	R <sub>D</sub> =15Ω	-	25	-	ns
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V	-	1670	2670	pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> =-25V	-	530	-	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	f=1.0MHz	-	435	-	pF

**Source-Drain Diode**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V <sub>SD</sub>	Forward On Voltage <sup>2</sup>	I <sub>S</sub> =-1.7A, V <sub>GS</sub> =0V	-	-	-1.2	V
t <sub>rr</sub>	Reverse Recovery Time <sup>2</sup>	I <sub>S</sub> =-7A, V <sub>GS</sub> =0V,	-	35	-	ns
Q <sub>rr</sub>	Reverse Recovery Charge	dI/dt=100A/μs	-	34	-	nC

**Notes:**

- 1.Pulse width limited by max. junction temperature.
- 2.Pulse width ≤300us , duty cycle ≤2%.
- 3.Surface mounted on 1 in<sup>2</sup> copper pad of FR4 board ; 135°C/W when mounted on min. copper pad.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance vs. Gate Voltage




Fig 4. Normalized On-Resistance vs. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage vs. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Switching Time Waveform




Fig 12. Gate Charge Waveform

Information furnished by Silicon Standard Corporation is believed to be accurate and reliable. However, Silicon Standard Corporation makes no guarantee or warranty, express or implied, as to the reliability, accuracy, timeliness or completeness of such information and assumes no responsibility for its use, or for infringement of any patent or other intellectual property rights of third parties that may result from its use. Silicon Standard reserves the right to make changes as it deems necessary to any products described herein for any reason, including without limitation enhancement in reliability, functionality or design. No license is granted, whether expressly or by implication, in relation to the use of any products described herein or to the use of any information provided herein, under any patent or other intellectual property rights of Silicon Standard Corporation or any third parties.