
Features

- Operating Range from 5V to 27V
- Baud Rate up to 20 Kbaud
- Improved Slew Rate Control According to LIN Specification 2.0 and SAEJ2602-2
- Fully Compatible with 3.3V and 5V Devices
- Dominant Time-out Function at Transmit Data (TXD)
- Normal and Sleep Mode
- Wake-up Capability via LIN Bus (90 µs Dominant)
- External Wake-up via WAKE Pin (35 µs Low Level)
- Control of External Voltage Regulator via INH Pin
- Very Low Standby Current During Sleep Mode (10 $\mu A)$
- Wake-up Source Recognition
- Bus Pin Short-circuit Protected versus GND and Battery
- + LIN Input Current Typically 5 μA if V_{BAT} Is Disconnected
- Overtemperature Protection
- High EMC Level
- Interference and Damage Protection According to ISO/CD 7637
- ESD HBM 8 kV at LIN Bus Pin, Supply Pin VS and WAKE Pin According to STM5.1

1. Description

The ATA6662 is a fully integrated LIN transceiver complying with the LIN specification 2.0 and SAEJ2602-2. It interfaces the LIN protocol handler and the physical layer. The device is designed to handle the low-speed data communication in vehicles, for example, in convenience electronics. Improved slope control at the LIN bus ensures secure data communication up to 20 Kbaud with an RC oscillator for protocol handling. Sleep Mode guarantees minimal current consumption. The ATA6662 has advanced EMI and ESD performance.







LIN Transceiver

ATA6662

4916J-AUTO-02/08





2. Pin Configuration

Figure 2-1. Pinning SO8




Table 2-1.Pin Description

Pin	Symbol	Function
1	RXD	Receive data output (open drain)
2	EN	Enables Normal Mode; when the input is open or low, the device is in Sleep Mode
3	WAKE	High voltage input for local wake-up request
4	TXD	Transmit data input; active low output (strong pull-down) after a local wake-up request
5	GND	Ground, heat sink
6	LIN	LIN bus line input/output
7	VS	Battery supply
8	INH	Battery-related inhibit output for controlling an external voltage regulator; active high after a wake-up request

ATA6662

3. Functional Description

3.1 Physical Layer Compatibility

Since the LIN physical layer is independent from higher LIN layers (e.g., the LIN protocol layer), all nodes with a LIN physical layer according to revision 2.0 can be mixed with LIN physical layer nodes, which, according to older versions (i.e., LIN 1.0, LIN 1.1, LIN 1.2, LIN 1.3), are without any restrictions.

3.2 Supply Pin (V_S)

Undervoltage detection is implemented to disable transmission if V_S falls to a value below 5V in order to avoid false bus messages. After switching on V_S, the IC switches to Pre-normal Mode and INHIBIT is switched on. The supply current in Sleep Mode is typically 10 μ A.

3.3 Ground Pin (GND)

The ATA6662 is neutral on the LIN pin in the case of a GND disconnection. It is able to handle a ground shift up to 11.5% of V_s .

3.4 Bus Pin (LIN)

A low-side driver with internal current limitation and thermal shutdown and an internal pull-up resistor are implemented as specified for LIN 2.0. The voltage range is from –27V to +40V. This pin exhibits no reverse current from the LIN bus to V_s , even in the case of a GND shift or V_{Batt} disconnection. The LIN receiver thresholds are compatible to the LIN protocol specification. The fall time (from recessive to dominant) and the rise time (from dominant to recessive) are slope controlled. The output has a self-adapting short circuit limitation; that is, during current limitation, as the chip temperature increases, the current is reduced.

3.5 Input Pin (TXD)

This pin is the microcontroller interface to control the state of the LIN output. TXD is low to bring LIN low. If TXD is high, the LIN output transistor is turned off. Then, the bus is in Recessive Mode via the internal pull-up resistor. The TXD pin is compatible to both a 3.3V or 5V supply.

3.6 TXD Dominant Time-out Function

The TXD input has an internal pull-down resistor. An internal timer prevents the bus line from being driven permanently in dominant state. If TXD is forced low longer than $t_{dom} > 6$ ms, the pin LIN will be switched off (Recessive Mode). To reset this mode, switch TXD to high (> 10 µs) before switching LIN to dominant again.

3.7 Output Pin (RXD)

This pin reports to the microcontroller the state of the LIN bus. LIN high (recessive) is reported by a high level at RXD, LIN low (dominant) is reported by a low voltage at RXD. The output is an open drain, therefore, it is compatible to a 3.3V or 5V power supply. The AC characteristics are defined with a pull-up resistor of 5 k Ω to 5V and a load capacitor of 20 pF. The output is short-current protected. In Unpowered Mode (V_S = 0V), RXD is switched off. For ESD protection a Zener diode is integrated, with V_Z = 6.1V.





3.8 Enable Input Pin (EN)

This pin controls the Operation Mode of the interface. If EN = 1, the interface is in Normal Mode, with the transmission path from TXD to LIN and from LIN to Rx both active. A falling edge on EN while TXD is already set to high, the device is switched to Sleep Mode and no transmission is possible. In Sleep Mode, the LIN bus pin is connected to V_S with a weak pull-up current source. The device can transmit only after being woken up (see Section 3.9, "Inhibit Output Pin (INH)").

During Sleep Mode the device is still supplied from the battery voltage. The supply current is typically 10 μ A. The pin EN provides a pull-down resistor in order to force the transceiver into Sleep Mode in case the pin is disconnected.

3.9 Inhibit Output Pin (INH)

This pin is used to control an external switchable voltage regulator having a wake-up input. The inhibit pin provides an internal switch towards pin V_S . If the device is in Normal Mode, the inhibit high-side switch is turned on and the external voltage regulator is activated. When the device is in Sleep Mode, the inhibit switch is turned off and disables the voltage regulator.

A wake-up event on the LIN bus or at pin WAKE will switch the INH pin to the V_S level. After a system power-up (V_S rises from zero), the pin INH switches automatically to the V_S level.

3.10 Wake-up Input Pin (WAKE)

This pin is a high-voltage input used to wake the device up from Sleep Mode. It is usually connected to an external switch in the application to generate a local wake-up. If you do not need a local wake-up in your application, connect pin WAKE directly to pin VS. A pull-up current source with typically $-10 \ \mu$ A is implemented. The voltage threshold for a wake-up signal is 3V below the VS voltage with an output current of typically $-3 \ \mu$ A.

Wake-up events from Sleep Mode:

- LIN bus
- EN pin
- WAKE pin

Figure 3-1 on page 6, Figure 3-2 on page 7 and Figure 3-3 on page 7 show details of wake-up operations.

3.11 Operation Modes

- 1. Normal Mode This is the normal transmitting and Receiving Mode. All features are available.
- 2. Sleep Mode

In this mode the transmission path is disabled and the device is in low power mode. Supply current from V_{Batt} is typically 10 µA. A wake-up signal from the LIN bus or via pin WAKE will be detected and will switch the device to Fail-safe Mode. If EN then switches to high, Normal Mode is activated. Input debounce timers at pin WAKE (t_{WAKE}), LIN (t_{BUS}) and EN (t_{sleep} , t_{nom}) prevent unwanted wake-up events due to automotive transients or EMI. In Sleep Mode the INH pin is left floating. The internal termination between pin LIN and pin V_S is disabled to minimize the power dissipation in case pin LIN is short-circuited to GND. Only a weak pull-up current (typical 10 µA) between pin LIN and pin V_S is present. The Sleep Mode can be activated independently from the actual level on pin LIN or WAKE, guaranteeing that the lowest power consumption is achievable even in the case of a continuous dominant level on pin LIN or a continuous LOW on pin WAKE.

3. Fail-safe Mode

At system power-up, the device automatically switches to Fail-safe Mode. It switches the INH pin to a high state, to the V_S level. The microcontroller of the application will then confirm the Normal Mode by setting the EN pin to high.

3.12 Remote Wake-up via Dominant Bus State

A voltage less than the LIN pre-wake detection V_{LINL} at pin LIN activates the internal LIN transceiver.

A falling edge at pin LIN, followed by a dominant bus level V_{BUSdom} maintained for a certain time period (t_{BUS}) and a rising edge at pin LIN results in a remote wake-up request.

The device switches to Fail-safe Mode. Pin INH is activated (switches to V_S) and the internal termination resistor is switched on. The remote wake-up request is indicated by a low level at pin RXD to interrupt the microcontroller (see Figure 3-2 on page 7).

3.13 Local Wake-up via Pin WAKE

A falling edge at pin WAKE, followed by a low level maintained for a certain time period (t_{WAKE}), results in a local wake-up request. The wake-up time (t_{WAKE}) ensures that no transient, according to ISO7637, creates a wake-up. The device switches to Fail-safe Mode. Pin INH is activated (switches to V_S) and the internal termination resistor is switched on. The local wake-up request is indicated by a low level at pin RXD to interrupt the microcontroller and a strong pull-down at pin TXD (see Figure 3-3 on page 7). The voltage threshold for a wake-up signal is 3V below the VS voltage with an output current of typical $-3 \,\mu$ A. Even in the case of a continuous low at pin WAKE it is possible to switch the IC into Sleep Mode via a low at pin EN. The IC will stay in Sleep Mode for an unlimited time. To generate a new wake up at pin WAKE it needs first a high signal > 6 µs before a negative edge starts the wake-up filtering time again.





3.14 Wake-up Source Recognition

The device can distinguish between a local wake-up request (pin WAKE) and a remote wake-up request (dominant LIN bus). The wake-up source can be read on pin TXD in Fail-safe Mode. If an external pull-up resistor (typically 5 k Ω) has been added on pin TXD to the power supply of the microcontroller, a high level indicates a remote wake-up request (weak pull-down at pin TXD) and a low level indicates a local wake-up request (strong pull-down at pin TXD).

The wake-up request flag (signalled on pin RXD) as well as the wake-up source flag (signalled on pin TXD) are reset immediately if the microcontroller sets pin EN to high (see Figure 3-2 on page 7 and Figure 3-3 on page 7).




Figure 3-1. Mode of Operation

3.15 Fail-safe Features

- There are now reverse currents < 15 µA at pin LIN during loss of V_{BAT} or GND; this is optimal behavior for bus systems where some slave nodes are supplied from battery or ignition.
- Pin EN provides a pull-down resistor to force the transceiver into Sleep Mode if EN is disconnected.
- Pin RXD is set floating if V_{BAT} is disconnected.
- Pin TXD provides a pull-down resistor to provide a static low if TXD is disconnected.
- The LIN output driver has a current limitation, and if the junction temperature T_j exceeds the thermal shut-down temperature T_{off}, the output driver switches off.
- The implemented hysteresis, T_{hys}, enables the LIN output again after the temperature has been decreased.






Figure 3-2. LIN Wake-up Waveform Diagram









4. Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameters	Symbol	Min.	Тур.	Max.	Unit
V _S - Continuous supply voltage		-0.3		+40	V
Wake DC and transient voltage (with 33-k Ω serial resistor) - Transient voltage due to ISO7637 (coupling 1 nF)		-1 -150		+40 +100	V V
Logic pins (RXD, TXD, EN)		-0.3		+5.5	V
LIN - DC voltage - Transient voltage due to ISO7637 (coupling 1 nF)		-27 -150		+40 +100	V V
INH - DC voltage		-0.3		+40	V
According to IBEE LIN EMC Test specification 1.0 following IEC 61000-4-2 - Pin VS, LIN to GND - Pin WAKE (33 kΩ serial resistor)		±6 ±5			KV KV
ESD HBM following STM5.1 with 1.5 kΩ/100 pF - Pin VS, LIN, WAKE to GND - Pin INH to GND		±8 ±6			KV KV
HBM ESD ANSI/ESD-STM5.1 JESD22-A114 AEC-Q100 (002)		±3			KV
CDM ESD STM 5.3.1		±750			V
Junction temperature	Тj	-40		+150	°C
Storage temperature	T _{stg}	-55		+150	°C
Thermal shutdown	T _{off}	150	165	180	°C
Thermal shutdown hysteresis	T _{hys}	5	10	20	°C

Note: 1. Equivalent to discharge a 100-pF capacitor through a 1.5-k Ω resistor.

5. Thermal Resistance

Parameters	Symbol	Min.	Тур.	Max.	Unit
Thermal resistance junction ambient	R _{thJA}			145	K/W
Special heat sink at GND (pin 5) on PCB (fused lead frame to pin 5)	R _{thJA}		80		K/W

6. Electrical Characteristics

 $5V < V_S < 27V$, $T_i = -40^{\circ}C$ to $+150^{\circ}C$

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
1	V _s Pin			I	L		1		
1.1	DC voltage range nominal		7	Vs	5	13.5	27	V	Α
1.2	Supply current in Sleep Mode		7	I _{VSstby}		10	20	μA	А
1.3		Bus recessive	7	I _{VSrec}		1.6	3	mA	Α
1.4	Supply current in Normal Mode	Bus dominant Total bus load > 500Ω	7	I _{VSdom}		1.6	3	mA	А
1.5	V_{S} undervoltage threshold on			V _{Sth}	4		4.95	V	А
1.6	V _S undervoltage threshold off			V _{Sth}	4.05		5	V	Α
1.7	V _S undervoltage threshold hysteresis		7	V _{Sth_hys}	50		500	mV	Α
2	RXD Output Pin (Open Drain)						•		
2.1	Low-level input current	Normal Mode $V_{LIN} = 0V, V_{RXD} = 0.4V$	1	I _{RXDL}	1.3	2.5	8	mA	A
2.2	RXD saturation voltage	5-k Ω pull-up resistor to 5V	1	Vsat _{RXD}			0.4	V	А
2.3	High-level leakage current	Normal Mode $V_{LIN} = V_{BAT}, V_{RXD} = 5V$	1	I _{RXDH}	-3		+3	μΑ	A
2.4	ESD zener diode	I _{RXD} = 100 μA	1	VZ _{RXD}	5.8		8.6	V	А
3	TXD Input Pin			•			•		
3.1	Low-level voltage input		4	V _{TXDL}	-0.3		+0.8	V	А
3.2	High-level voltage input		4	V _{TXDH}	2		7	V	Α
3.3	Pull-down resistor	$V_{TXD} = 5V$	4	R _{TXD}	125	250	600	kΩ	А
3.4	Low-level leakage current	$V_{TXD} = 0V$	4	I _{TXD}	-3		+3	μA	Α
3.5	Low-level input current at local wake-up request	Fail-safe Mode $V_{LIN} = V_{BAT}$; $V_{WAKE} = 0V$	4	I _{TXDwake}	1.3	2.5	8	mA	Α
4	EN Input Pin		•					•	
4.1	Low-level voltage input		2	V _{ENL}	-0.3		+0.8	V	А
4.2	High-level voltage input		2	V _{ENH}	2		7	V	А
4.3	Pull-down resistor	$V_{EN} = 5V$	2	R _{EN}	125	250	600	kΩ	А
4.4	Low-level input current	$V_{EN} = 0V$	2	I _{EN}	-3		+3	μA	А
5	INH Output Pin				-				
5.1	High-level voltage	Normal Mode I _{INH} = -2 mA	8	V _{INHH}	V _S – 3		Vs	V	A
5.2	High-level leakage current	Sleep Mode $V_{INH} = 27V, V_{Batt} = 27V$	8	I _{INHL}	-3		+3	μA	A
6	WAKE Pin								
6.1	High-level input voltage		3	V _{WAKEH}	V _S – 1V		V _S + 0.3V	V	A
6.2	Low-level input voltage	I _{WAKE} = Typically –3 μA	3	V _{WAKEL}	-1V		V _S – 3V	V	Α

*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter





6. Electrical Characteristics (Continued)

 $5V < V_S < 27V$, $T_j = -40^{\circ}C$ to $+150^{\circ}C$

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type [*]
6.3	Wake pull-up current	V _S < 27V	3	I _{WAKE}	-30	-10		μA	Α
6.4	High-level leakage current	$V_{S} = 27V, V_{WAKE} = 27V$	3	I _{WAKE}	-5		+5	μA	Α
7	LIN Bus Driver								L
7.1	Driver recessive output voltage	$R_{LOAD} = 500\Omega/1 \ k\Omega$	6	V _{BUSrec}	$0.9 \times V_S$		Vs	V	А
7.2	Driver dominant voltage V _{BUSdom_DRV_LoSUP}	$V_{VS} = 7V$, $R_{load} = 500\Omega$	6	V_LoSUP			1.2	V	А
7.3	Driver dominant voltage V _{BUSdom_DRV_HiSUP}	V_{VS} = 18V, R_{load} = 500 Ω	6	V_Hisup			2	V	A
7.4	Driver dominant voltage V _{BUSdom_DRV_LoSUP}	$V_{VS} = 7V$, $R_{load} = 1000\Omega$	6	V_LoSUP_1k	0.6			V	A
7.5	Driver dominant voltage V _{BUSdom_DRV_HiSUP}	V_{VS} = 18V, R_{load} = 1000 Ω	6	V_HiSUP_1k_	0.8			V	A
7.6	Pull-up resistor to V _S	The serial diode is mandatory	6	R _{LIN}	20	30	60	kΩ	A
7.7	LIN current limitation $V_{BUS} = V_{BAT_max}$		6	I _{BUS_LIM}	40	120	200	mA	A
7.8	Input leakage current at the receiver, including pull-up resistor as specified	Input leakage current Driver off $V_{BUS} = 0V, V_{Batt} = 12V$	6	I _{BUS_PAS_dom}	-1			mA	A
7.9	Leakage current LIN recessive		6	I _{BUS_PAS_rec}		15	20	μΑ	A
7.10	Leakage current at ground loss; Control unit disconnected from ground; Loss of local ground must not affect communication in the residual network		6	I _{BUS_NO_gnd}	-10	+0.5	+10	μΑ	A
7.11	Node has to sustain the current that can flow under this condition; Bus must remain operational under this condition	V_{BAT} disconnected $V_{SUP_Device} = GND$ $0V < V_{BUS} < 18V$	6	I _{BUS}		5	15	μΑ	A
8	LIN Bus Receiver								
8.1	Center of receiver threshold	$V_{BUS_CNT} = (V_{th_dom} + V_{th_rec}) / 2$	6	V _{BUS_CNT}	0.475× V _S	$0.5 \times V_S$	$0.525 \times V_S$	V	A
8.2	Receiver dominant state	V _{EN} = 5V	6	V _{BUSdom}	-27		$0.4 \times V_S$	V	A
8.3	Receiver recessive state	V _{EN} = 5V	6	V _{BUSrec}	$0.6 \times V_S$		40	V	A
8.4	Receiver input hysteresis	$V_{HYS} = V_{th_rec} - V_{th_dom}$	6	V _{BUShys}	$rac{0.028 imes}{V_S}$	$0.1 \times V_S$	$0.175 \times V_S$	V	А
8.5	Pre-wake detection LIN High-level input voltage		6	V _{LINH}	V _S – 1V		V _S + 0.3V	V	A
8.6	Pre-wake detection LIN Low-level input voltage	Switches the LIN receiver on	6	V _{LINL}	–27V		V _S – 3.3V	V	Α

*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

10 ATA6662 -


6. Electrical Characteristics (Continued) $5V < V_s < 27V$, $T_i = -40^{\circ}C$ to $+150^{\circ}C$


No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
9	Internal Timers				1	l	1		1
9.1	Dominant time for wake-up via LIN bus	$V_{LIN} = 0V$	6	t _{BUS}	30	90	150	μs	А
9.2	Time of low pulse for wake-up via pin WAKE	V _{WAKE} = 0V	3	t _{WAKE}	7	35	50	μs	A
9.3	Time delay for mode change from Fail-safe Mode to Normal Mode via pin EN	V _{EN} = 5V	2	t _{norm}	2	7	15	μs	А
9.4	Time delay for mode change from Normal Mode into Sleep Mode via pin EN	V _{EN} = 0V	2	t _{sleep}	2	7	12	μs	A
9.5	TXD dominant time out timer	$V_{TXD} = 0V$	4	t _{dom}	6	9	20	ms	Α
9.6	Power-up delay between $V_S = 5V$ until INH switches to high	V _{VS} = 5V		t _{vs}			200	μs	A
10	LIN Bus Driver (see Figure 6-1 Bus load conditions: Load1, sma The following two rows specify the	all, 1 nF 1 k Ω ; Load2, big, 10 n				20 pF;			
10.1	Duty cycle 1	$\begin{array}{l} TH_{Rec(max)} = 0.744 \times V_S \\ TH_{Dom(max)} = 0.581 \times V_S \\ V_S = 7.0V \ to \ 18V \\ t_{Bit} = 50 \ \mu s \\ D1 = t_{bus_rec(min)} / \ (2 \times t_{Bit}) \end{array}$	6	D1	0.396				A
10.2	Duty cycle 2	$\begin{array}{l} TH_{Rec(min)} = 0.422 \times V_{S} \\ TH_{Dom(min)} = 0.284 \times V_{S} \\ V_{S} = 7.0V \ to \ 18V \\ t_{Bit} = 50 \ \mu s \\ D2 = t_{bus_rec(max)} \ / \ (2 \times t_{Bit}) \end{array}$	6	D2			0.581		A
10.3	Duty cycle 3	$\begin{array}{l} TH_{Rec(max)}=0.778\times V_S\\ TH_{Dom(max)}=0.616\times V_S\\ V_S=7.0V\ to\ 18V\\ t_{Bit}=96\ \mu s\\ D3=t_{bus_rec(min)}\ /\ (2\times t_{Bit}) \end{array}$	6	D3	0.417				A
10.4	Duty cycle 4	$\begin{array}{l} TH_{Rec(max)}=0.389\times V_S\\ TH_{Dom(max)}=0.251\times V_S\\ V_S=7.0V\ to\ 18V\\ t_{Bit}=96\ \mu s\\ D4=t_{bus_rec(min)}\ /\ (2\times t_{Bit}) \end{array}$	6	D4			0.590		A
11	Receiver Electrical AC Parame								
11.1	Propagation delay of receiver (see Figure 6-1 on page 12)	$t_{rec_pd} = max(t_{rx_pdr}, t_{rx_pdf})$ V _S = 7.0V to 18V	1	t _{rx_pd}			6	μs	A
11.1	(000 rigulo o roll pago rz)	- 3							

*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter










12 **ATA6662**

ATA6662

Figure 6-2. Application Circuit








7. Ordering Information


Extended Type Number	Package	Remarks
ATA6662-TAQY	SO8	LIN transceiver, Pb-free, 4k, taped and reeled


8. Package Information

Package: SO 8

Dimensions in mm









technical drawings according to DIN specifications

Drawing-No.: 6.541-5031.01-4 Issue: 1; 15.08.06

9. Revision History

Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document.

Revision No.	History
4916J-AUTO-02/08	 "Pre-normal Mode" in "Fail-safe Mode" changed Section 3.9 "Inhibit Output Pin (INH) on page 4 changed Section 4 "Absolute Maximum Ratings" on page 8 changed Section 6 "Electrical Characteristics" number 5.1 on page 9 changed
4916I-AUTO-12/07	 Section 3.1 "Physical Layer Compatibility" on page 3 added Section 6 "Electrical Characteristics" numbers 1.5, 1.6 and 1.7 on page 9 changed
4916H-AUTO-10/07	Section 7 "Ordering Information" on page 14 changed
4916G-AUTO-07/07	Put datasheet in a new templateCapital T for time generally changed in a lower case t
4916F-AUTO-05/07	 Figure 1-1 "Block Diagram" on page 1 changed Figure 6-2 "Application Circuit" on page 13 changed Features on page 1 changed Section 6 "Electrical Characteristics" numbers 10.1 to 10.4 and 11.1, 11.2 changed
4916E-AUTO-02/07	 Section 4 "Absolute Maximum Ratings" on page 8 changed Section 2 "Electrical Characteristics" on pages 9 to 11 changed
4916D-AUTO-02/07	 Features on page 1 changed Section 1 "Description" on page 1 changed Table 2-1 "Pin Description" on page 2 changed Section 3.2 "Ground Pin (GND) on page 3 changed Section 3.7 "Enable Input Pin (EN)" on page 4 changed Section 3.11 "Remote Wake-up via Dominant Bus State" on page 5 changed Figure 3-1 "Mode of Operation" on page 6 changed Section 3-14 "Fail-safe Features" on page 6 changed Section 4 "Absolute Maximum Ratings" on page 8 changed Section 6 "Electrical Characteristics" on page 9 to 11 changed





Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site www.atmel.com *Technical Support* auto_control@atmel.com Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNTIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

© 2008 Atmel Corporation. All rights reserved. Atmel[®], logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.