

32-Tap Digitally Programmable Potentiometer (DPP™)



FEATURES

- 32-position linear taper potentiometer
- Non-volatile EEPROM wiper storage
- Low standby current
- Single supply operation: 2.5V 6V
- Increment up/down serial interface
- Resistance values: 10kΩ, 50kΩ and 100kΩ
- Available in PDIP, SOIC, TSSOP, MSOP and space saving 2 x 2.5mm TDFN packages

APPLICATIONS

- Automated product calibration
- Remote control adjustments
- Offset, gain and zero control
- Tamper-proof calibrations
- Contrast, brightness and volume controls
- Motor controls and feedback systems
- Programmable analog functions

For Ordering Information details, see page 14.


DESCRIPTION

The CAT5114 is a single digitally programmable potentiometer (DPP™) designed as a electronic replacement for mechanical potentiometers and trim pots. Ideal for automated adjustments on high volume production lines, they are also well suited for applications where equipment requiring periodic adjustment is either difficult to access or located in a hazardous or remote environment.

The CAT5114 contains a 32-tap series resistor array connected between two terminals $R_{\rm H}$ and $R_{\rm L}$. An up/down counter and decoder that are controlled by three input pins, determines which tap is connected to the wiper, $R_{\rm W}$. The wiper setting, stored in nonvolatile memory, is not lost when the device is powered down and is automatically reinstated when power is returned. The wiper can be adjusted to test new system values without affecting the stored setting. Wiper-control of the CAT5114 is accomplished with three input control pins, $\overline{\rm CS}$, U/\overline{D}, and $\overline{\rm INC}$. The $\overline{\rm INC}$ input increments the wiper in the direction which is determined by the logic state of the U/\overline{D} input. The $\overline{\rm CS}$ input is used to select the device and also store the wiper position prior to power down.

The digitally programmable potentiometer can be used as a three-terminal resistive divider or as a two-terminal variable resistor. DPPs bring variability and programmability to a wide variety of applications including control, parameter adjustments, and signal processing.

FUNCTIONAL DIAGRAM



PIN CONFIGURATION

PDIP 8-Lead (L), SOIC 8-Lead (V), MSOP 8-Lead (Z) ĪNC 8 V_{cc} U/D CS 6 R_L R_H GND **TDFN 8-Pad** TSSOP 8-Lead (Y) (ZD7, VP2) Top View cs ∏1 8 R INC V_{CC} V_{CC} 2 7**∏** R_{WB} U/D 7 $\overline{\mathsf{cs}}$ 2 INC 3 6 GND R_H 6 R_L U/D GND 4 5 R_{WB}

PIN FUNCTION

INC: Increment Control Input

The $\overline{\text{INC}}$ input moves the wiper in the up or down direction determined by the condition of the U/ $\overline{\text{D}}$ input.

U/D: Up/Down Control Input

The U/ \overline{D} input controls the direction of the wiper movement. When in a high state and \overline{CS} is low, any high-to-low transition on \overline{INC} will cause the wiper to move one increment toward the R_H terminal. When in a low state and \overline{CS} is low, any high-to-low transition on \overline{INC} will cause the wiper to move one increment towards the R_L terminal.

R_H: High End Potentiometer Terminal

 $R_{\rm H}$ is the high end terminal of the potentiometer. It is not required that this terminal be connected to a potential greater than the $R_{\rm L}$ terminal. Voltage applied to the $R_{\rm H}$ terminal cannot exceed the supply voltage, $V_{\rm CC}$ or go below ground, GND.

Rw: Wiper Potentiometer Terminal

 R_W is the wiper terminal of the potentiometer. Its position on the resistor array is controlled by the control inputs, $\overline{INC},\ U/\overline{D}$ and $\overline{CS}.$ Voltage applied to the R_W terminal cannot exceed the supply voltage, V_{CC} or go below ground, GND.

RL: Low End Potentiometer Terminal

 $R_{\rm L}$ is the low end terminal of the potentiometer. It is not required that this terminal be connected to a potential less than the $R_{\rm H}$ terminal. Voltage applied to the $R_{\rm L}$ terminal cannot exceed the supply voltage, $V_{\rm CC}$ or go below ground, GND. $R_{\rm L}$ and $R_{\rm H}$ are electrically interchangeable.

CS: Chip Select

The chip select input is used to activate the control input of the CAT5114 and is active low. When in a

PIN DESCRIPTIONS

| Name | Function |
|-----------------|-----------------------------|
| ĪNC | Increment Control |
| U/D | Up/Down Control |
| R _H | Potentiometer High Terminal |
| GND | Ground |
| R _W | Wiper Terminal |
| R _L | Potentiometer Low Terminal |
| C S | Chip Select |
| V _{CC} | Supply Voltage |

high state, activity on the \overline{INC} and U/\overline{D} inputs will not affect or change the position of the wiper.

DEVICE OPERATION


The CAT5114 operates like a digitally controlled potentiometer with $R_{\rm H}$ and $R_{\rm L}$ equivalent to the high and low terminals and $R_{\rm W}$ equivalent to the mechanical potentiometer's wiper. There are 32 available tap positions including the resistor end points, $R_{\rm H}$ and $R_{\rm L}$. There are 31 resistor elements connected in series between the $R_{\rm H}$ and RL terminals. The wiper terminal is connected to one of the 32 taps and controlled by three inputs, $\overline{\rm INC}$, U/D and $\overline{\rm CS}$. These inputs control a seven-bit up/down counter whose output is decoded to select the wiper position. The selected wiper position can be stored in non-volatile memory using the $\overline{\rm INC}$ and $\overline{\rm CS}$ inputs.

With $\overline{\text{CS}}$ set LOW the CAT5114 is selected and will respond to the U/ $\overline{\text{D}}$ and $\overline{\text{INC}}$ inputs. HIGH to LOW transitions on $\overline{\text{INC}}$ wil increment or decrement the wiper (depending on the state of the U/ $\overline{\text{D}}$ input and seven-bit counter). The wiper, when at either fixed terminal, acts like its mechanical equivalent and does not move beyond the last position. The value of the counter is stored in nonvolatile memory whenever $\overline{\text{CS}}$ transitions HIGH while the $\overline{\text{INC}}$ input is also HIGH. When the CAT5114 is powered-down, the last stored wiper counter position is maintained in the nonvolatile memory. When power is restored, the contents of the memory are recalled and the counter is set to the value stored.

With INC set low, the CAT5114 may be de-selected and powered down without storing the current wiper position in nonvolatile memory. This allows the system to always power up to a preset value stored in nonvolatile memory.

OPERATION MODES

| ĪNC | C S | U/D | Operation |
|-------------|----------------|------|-----------------------------|
| High to Low | Low | High | Wiper toward H |
| High to Low | Low | Low | Wiper toward L |
| High | Low to High | Х | Store Wiper Position |
| Low | Low to High | Х | No Store, Return to Standby |
| Х | High | Х | Standby |



ABSOLUTE MAXIMUM RATINGS (1)

| Parameters | Ratings | Units |
|------------------------|------------------------------|-------|
| Supply Voltage | | |
| V _{CC} to GND | -0.5 to +7V | V |
| Inputs | | |
| CS to GND | -0.5 to V _{CC} +0.5 | V |
| INC to GND | -0.5 to V _{CC} +0.5 | V |
| U/D to GND | -0.5 to V _{CC} +0.5 | V |
| H to GND | -0.5 to V _{CC} +0.5 | V |
| L to GND | -0.5 to V _{CC} +0.5 | V |
| W to GND | -0.5 to V _{CC} +0.5 | V |

| Parameters | Ratings | Units |
|-------------------------------|------------|-------|
| Operating Ambient Temperature | | |
| Industrial ('l' suffix) | -40 to +85 | °C |
| Junction Temperature | +150 | °C |
| Storage Temperature | -65 to 150 | °C |
| Lead Soldering (10s max) | +300 | °C |

RELIABILITY CHARACTERISTICS

| Symbol | Parameter | Test Method | Min | Тур | Max | Units |
|-------------------------|--------------------|-------------------------------|-----------|-----|-----|--------|
| V _{ZAP} (2) | ESD Susceptibility | MIL-STD-883, Test Method 3015 | 2000 | | | V |
| I _{LTH} (2)(3) | Latch-Up | JEDEC Standard 17 | 100 | | | mA |
| T_DR | Data Retention | MIL-STD-883, Test Method 1008 | 100 | | | Years |
| N _{END} | Endurance | MIL-STD-883, Test Method 1003 | 1,000,000 | | | Stores |

DC ELECTRICAL CHARACTERISTICS

 V_{CC} = +2.5V to +6V unless otherwise specified

Power Supply

| | 1. 3 | | | | | |
|---------------------------------|----------------------------|---------------------------------------------------------------------------------|-----|-----|------|-------|
| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
| V_{CC} | Operating Voltage Range | | 2.5 | _ | 6.0 | V |
| 1 | Supply Current (Increment) | $V_{CC} = 6V, f = 1MHz, I_W = 0$ | _ | ı | 100 | μA |
| I _{CC1} | Supply Current (Increment) | $V_{CC} = 6V, f = 250kHz, I_W = 0$ | _ | _ | 50 | μΑ |
| | Supply Current (Mrite) | Programming, V _{CC} = 6V | _ | _ | 1000 | μΑ |
| I _{CC2} | Supply Current (Write) | V _{CC} = 3V | _ | _ | 500 | μΑ |
| I _{SB1} ⁽³⁾ | Supply Current (Standby) | $\overline{CS} = V_{CC} - 0.3V$ U/D, $\overline{INC} = V_{CC} - 0.3V$ or GND | _ | _ | 1 | μΑ |

- (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.
- (2) This parameter is tested initially and after a design or process change that affects the parameter.
- (3) Latch-up protection is provided for stresses up to 100mA on address and data pins from -1V to V_{CC} + 1V.
- (4) I_W = source or sink.
- (5) These parameters are periodically sampled and are not 100% tested.

Logic Inputs

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|------------------|-------------------------------|-----------------------------|-----------------------|-----|-----------------------|-------|
| I _{IH} | Input Leakage Current | $V_{IN} = V_{CC}$ | - | _ | 10 | μΑ |
| I _{IL} | Input Leakage Current | V _{IN} = 0V | - | - | -10 | μΑ |
| V _{IH2} | CMOS High Level Input Voltage | 2.5V ≤ V _{CC} ≤ 6V | V _{CC} x 0.7 | _ | V _{CC} + 0.3 | V |
| V _{IL2} | CMOS Low Level Input Voltage | $2.5V \leq V_{CC} \leq 6V$ | -0.3 | _ | V _{CC} x 0.2 | V |

Potentiometer Characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|------------------------------------------------|-------------------------------|------------------------------|------|--------|----------|--------|
| | | -10 Device | | 10 | | |
| R _{POT} | Potentiometer Resistance | -50 Device | | 50 | | kΩ |
| | | -00 Device | | 100 | | |
| | Pot. Resistance Tolerance | | | | ±20 | % |
| V_{RH} | Voltage on R _H pin | | 0 | | V_{CC} | V |
| V_{RL} | Voltage on R _L pin | | 0 | | V_{CC} | V |
| | Resolution | | | 3.2 | | % |
| INL | Integral Linearity Error | I _W ≤ 2μA | | 0.5 | 1 | LSB |
| DNL | Differential Linearity Error | I _W ≤ 2μA | | 0.25 | 0.5 | LSB |
| R _{WI} | Winer Decistance | V_{CC} = 5V, I_W = 1mA | | 70 | 200 | Ω |
| ΓWI | Wiper Resistance | $V_{CC} = 2.5V, I_{W} = 1mA$ | | 150 | 400 | Ω |
| I _W | Wiper Current | | -4.4 | | 4.4 | mA |
| TC _{RPOT} | TC of Pot Resistance | | | 300 | | ppm/°C |
| TC _{RATIO} | Ratiometric TC | | | | 20 | ppm/°C |
| V _N | Noise | 100kHz / 1kHz | | 8/24 | | nV/√Hz |
| C _H /C _L /C _W | Potentiometer Capacitances | | | 8/8/25 | | pF |
| fc | Frequency Response | Passive Attenuator, 10kΩ | | 1.7 | | MHz |

AC CONDITIONS OF TEST


| V _{CC} Range | $2.5V \le V_{CC} \le 6V$ |
|---------------------------|----------------------------|
| Input Pulse Levels | $0.2V_{CC}$ to $0.7V_{CC}$ |
| Input Rise and Fall Times | 10ns |
| Input Reference Levels | 0.5V _{CC} |

AC OPERATING CHARACTERISTICS

 V_{CC} = +2.5V to +6.0V, V_{H} = V_{CC} , V_{L} = 0V, unless otherwise specified

| Symbol | Parameter | Min | Typ ⁽¹⁾ | Max | Units |
|--------------------------------|--------------------------------|-----|--------------------|-----|-------|
| t _{CI} | CS to INC Setup | 100 | _ | _ | ns |
| t _{DI} | U/D to INC Setup | 50 | _ | _ | ns |
| t_{ID} | U/D to INC Hold | 100 | _ | _ | ns |
| t_IL | INC LOW Period | 250 | _ | _ | ns |
| t _{IH} | INC HIGH Period | 250 | _ | _ | ns |
| t _{IC} | INC Inactive to CS Inactive | 1 | _ | _ | μs |
| t _{CPH} | CS Deselect Time (NO STORE) | 100 | _ | _ | ns |
| t _{CPH} | CS Deselect Time (STORE) | 10 | _ | _ | ms |
| t_{IW} | INC to V _{OUT} Change | _ | 1 | 5 | μs |
| t _{CYC} | INC Cycle Time | 1 | _ | _ | μs |
| $t_R, t_F^{(2)}$ | INC Input Rise and Fall Time | _ | _ | 500 | μs |
| t _{PU} ⁽²⁾ | Power-up to Wiper Stable | _ | _ | 1 | ms |
| t _{WR} | Store Cycle | _ | 5 | 10 | ms |


A.C. TIMING




- (1) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.
- (2) This parameter is periodically sampled and not 100% tested.
- (3) MI in the A.C. Timing diagram refers to the minimum incremental change in the W output due to a change in the wiper position.

APPLICATIONS INFORMATION


POTENTIOMETER CONFIGURATION




APPLICATIONS




Programmable Instrumentation Amplifier




Programmable Sq. Wave Oscillator (555)




Programmable Voltage Regulator



Programmable I to V Convertor




Programmable Bandpass Filter



Automatic Gain Control


PACKAGE OUTLINE DRAWINGS


PDIP 8-Lead 300mils (L) (1)(2)



| SYMBOL | MIN | NOM | MAX |
|--------|------|----------|-------|
| Α | | | 5.33 |
| A1 | 0.38 | | |
| A2 | 2.92 | 3.30 | 4.95 |
| b | 0.36 | 0.46 | 0.56 |
| b2 | 1.14 | 1.52 | 1.78 |
| С | 0.20 | 0.25 | 0.36 |
| D | 9.02 | 9.27 | 10.16 |
| Е | 7.62 | 7.87 | 8.25 |
| е | | 2.54 BSC | |
| E1 | 6.10 | 6.35 | 7.11 |
| eВ | 7.87 | | 10.92 |
| Ĺ | 2.92 | 3.30 | 3.80 |

TOP VIEW






For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.


- (1) All dimensions are in millimeters.
- (2) Complies with JEDEC MS-001.


SOIC 8-Lead 150mils (V) $^{(1)(2)}$



| SYMBOL | MIN | NOM | MAX |
|--------|------|----------|------|
| А | 1.35 | | 1.75 |
| A1 | 0.10 | | 0.25 |
| b | 0.33 | | 0.51 |
| С | 0.19 | | 0.25 |
| D | 4.80 | | 5.00 |
| Е | 5.80 | | 6.20 |
| E1 | 3.80 | | 4.00 |
| е | | 1.27 BSC | |
| h | 0.25 | | 0.50 |
| L | 0.40 | | 1.27 |
| θ | 0° | | 8° |

TOP VIEW






END VIEW

For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.


- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MS-012.


TSSOP 8-Lead 4.4mm (Y) (1)(2)



| SYMBOL | MIN | NOM | MAX |
|--------|----------|------|------|
| Α | | | 1.20 |
| A1 | 0.05 | | 0.15 |
| A2 | 0.80 | 0.90 | 1.05 |
| b | 0.19 | | 0.30 |
| С | 0.09 | | 0.20 |
| D | 2.90 | 3.00 | 3.10 |
| E | 6.30 | 6.40 | 6.50 |
| E1 | 4.30 | 4.40 | 4.50 |
| е | 0.65 BSC | | |
| L | 1.00 REF | | |
| L1 | 0.50 | 0.60 | 0.75 |
| θ1 | 0° | | 8° |

TOP VIEW







For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.


- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MO-153.

MSOP 8-Lead 3.0mm (Z) (1)(2)




| SYMBOL | MIN | NOM | MAX |
|--------|----------|----------|------|
| Α | | | 1.10 |
| A1 | 0.05 | 0.10 | 0.15 |
| A2 | 0.75 | 0.85 | 0.95 |
| b | 0.22 | | 0.38 |
| С | 0.13 | | 0.23 |
| D | 2.90 | 3.00 | 3.10 |
| Е | 4.80 | 4.90 | 5.00 |
| E1 | 2.90 | 3.00 | 3.10 |
| е | | 0.65 BSC | |
| L | 0.40 | 0.60 | 0.80 |
| L1 | | 0.95 REF | |
| L2 | 0.25 BSC | | |
| θ | 0° | | 6° |










DETAILA


For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.


- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MS-187.

TDFN 8-Pad 2 x 2.5mm (ZD7) (1)(2)



| SYMBOL | MIN | NOM | MAX |
|--------|------|----------|------|
| Α | 0.70 | 0.75 | 0.80 |
| A1 | 0.00 | 0.02 | 0.05 |
| A3 | | 0.20 REF | |
| b | 0.20 | 0.25 | 0.30 |
| D | 1.90 | 2.00 | 2.10 |
| D2 | 1.40 | 1.50 | 1.60 |
| Е | 2.40 | 2.50 | 2.60 |
| E2 | 1.20 | 1.30 | 1.40 |
| е | | 0.50 TYP | |
| L | 0.20 | 0.30 | 0.40 |







For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.

- (1) All dimensions are in millimeters.
- (2) Complies with JEDEC MO-229.

TDFN 8-Pad 2 x 3mm (VP2) (1)(2)




| SYMBOL | MIN | NOM | MAX |
|--------|---------|----------|------|
| Α | 0.70 | 0.75 | 0.80 |
| A1 | 0.00 | 0.02 | 0.05 |
| A2 | 0.45 | 0.55 | 0.65 |
| A3 | | 0.20 REF | |
| b | 0.20 | 0.25 | 0.30 |
| D | 1.90 | 2.00 | 2.10 |
| D2 | 1.30 | 1.40 | 1.50 |
| E | 2.90 | 3.00 | 3.10 |
| E2 | 1.20 | 1.30 | 1.40 |
| е | 050 TYP | | |
| L | 0.20 | 0.30 | 0.40 |



For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.

- (1) All dimensions are in millimeters.
- (2) Complies with JEDEC MO-229.

EXAMPLE OF ORDERING INFORMATION



ORDERING PART NUMBER

| CAT5114LI-10-G |
|----------------------------------|
| CAT5114LI-50-G |
| CAT5114LI-00-G |
| CAT5114VI-10-G |
| CAT5114VI-50-G |
| CAT5114VI-00-G |
| CAT5114YI-10-G |
| CAT5114YI-50-G |
| CAT5114YI-00-G |
| CAT5114ZI-10-G |
| CAT5114ZI-50-G |
| CAT5114ZI-00-G |
| CAT5114ZD7I-10-G |
| CAT5114 ZD7I-50-G ⁽⁵⁾ |
| CAT5114 ZD7I-00-G ⁽⁵⁾ |
| CAT5114VP2I-10-G (5) |
| CAT5114VP2I-50-G (5) |
| CAT5114VP2I-00-G (5) |

- (1) All packages are RoHS-compliant (Lead-free, Halogen-free).
- (2) The standard lead finish is NiPdAu.
- (3) This device used in the above example is a CAT5114VI-10-GT3 (SOIC, Industrial Temperature, 10kΩ, NiPdAu, Tape & Reel)
- (4) For additional package and temperature options, please contact your nearest ON Semiconductor Sales office.
- (5) Contact factory for package availability.

REVISION HISTORY

| Date | Rev. | Description |
|-----------|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 09-Oct-03 | G | Revised Features Revised DC Electrical Characteristics |
| 10-Mar-04 | Ι | Updated Potentiometer Parameters |
| 29-Mar-04 | I | Changed Green Package marking for SOIC from W to V Updated Ordering Information (removed old 5112 references) |
| 12-Apr-04 | J | Updated Reel Ordering Information |
| 31-Aug-04 | K | Added TDFN package in all areas |
| 08-Apr-05 | L | Updated Ordering Information |
| 28-Jul-05 | М | Updated Pin Configuration, Application Information, and Ordering Information |
| 06-Jul-07 | N | Update Features Add TDFN (ZD7) Update Absolute Maximum Ratings table Update Potentiometer Characteristics table Update all Package Outline Drawings Update Example of Ordering Information note 2. Update Ordering Part Number |
| 07-Aug-07 | 0 | Update MSOP Package Outline Drawing |
| 15-Feb-08 | Р | Update Logic Inputs table Update Package Outline Drawings |
| 20-Nov-08 | R | Change logo and fine print to ON Semiconductor |

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center: Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative