

# 72-Mbit QDR™-II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)

#### **Features**

- Separate independent read and write data ports Supports concurrent transactions
- 300 MHz to 400 MHz clock for high bandwidth
- 4-Word Burst for reducing address bus frequency
- Double Data Rate (DDR) interfaces on both Read and Write Ports (data transferred at 800 MHz) at 400 MHz
- Read latency of 2.5 clock cycles
- Two input clocks (K and K) for precise DDR timing □ SRAM uses rising edges only
- Echo clocks (CQ and CQ) simplify data capture in high speed systems
- Data valid pin (QVLD) to indicate valid data on the output
- Single multiplexed address input bus latches address inputs for both Read and Write Ports
- Separate port selects for depth expansion
- Synchronous internally self-timed writes
- Available in x8, x9, x18, and x36 configurations
- Full data coherency providing most current data
- Core  $V_{DD} = 1.8V \pm 0.1V$ ; IO  $V_{DDQ} = 1.4V$  to  $V_{DD}^{[1]}$
- HSTL inputs and Variable drive HSTL output buffers
- Available in 165-ball FBGA package (15 x 17 x 1.4 mm)
- Offered in both Pb-free and non Pb-free packages
- JTAG 1149.1 compatible test access port
- Delay Lock Loop (DLL) for accurate data placement

# **Configurations**

With Read Cycle Latency of 2.5 cycles:

CY7C1561V18 - 8M x 8 CY7C1576V18 - 8M x 9 CY7C1563V18 - 4M x 18

CY7C1565V18 - 2M x 36

## **Functional Description**

The CY7C1561V18, CY7C1576V18, CY7C1563V18, and CY7C1565V18 are 1.8V Synchronous Pipelined SRAMs, equipped with QDR-II+ architecture. Similar to QDR-II architecture, QDR-II+ SRAMs consists of two separate ports to access the memory array. The Read Port has dedicated data outputs to support read operations and the Write Port has dedicated data inputs to support write operations. QDR-II+ architecture has separate data inputs and data outputs to completely eliminate the need to "turn-around" the data bus required with common IO devices. Access to each port is accomplished through a common address bus. Addresses for read and write addresses are latched on alternate rising edges of the input (K) clock. Accesses to the QDR-II+ Read and Write Ports are completely independent of one another. In order to maximize data throughput, both Read and Write Ports are equipped with Double Data Rate (DDR) interfaces. Each address location is associated with four 8-bit words (CY7C1561V18), 9-bit words (CY7C1576V18), 18-bit words (CY7C1563V18), or 36-bit words (CY7C1565V18) that burst sequentially into or out of the device. Since data can be transferred into and out of the device on every rising edge of both input clocks (K and  $\overline{K}$ ), memory bandwidth is maximized while simplifying system design by eliminating bus "turn-arounds".

Depth expansion is accomplished with port selects for each port. Port selects allow each port to operate independently.

All synchronous inputs pass through input registers controlled by the K or K input clocks. All data outputs pass through output registers controlled by the K or K input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry.

### Selection Guide

		400 MHz	375 MHz	333 MHz	300 MHz	Unit
Maximum Operating Frequency		400	375	333	300	MHz
Maximum Operating Current	x8	1400	1300	1200	1100	mA
	х9	1400	1300	1200	1100	
	x18	1400	1300	1200	1100	
	x36	1400	1300	1200	1100	


**Cypress Semiconductor Corporation** 198 Champion Court Document Number: 001-05384 Rev. \*E

Revised July 24, 2007


The QDR consortium specification for V<sub>DDQ</sub> is 1.5V ± 0.1V. The Cypress QDR devices exceed the QDR consortium specification and are capable of supporting  $V_{DDQ}$  = 1.4V to  $V_{DD}$ .



# Logic Block Diagram (CY7C1561V18)




# Logic Block Diagram (CY7C1576V18)






# Logic Block Diagram (CY7C1563V18)



# Logic Block Diagram (CY7C1565V18)





# **Pin Configuration**

The Pin Configuration for CY7C1561V18, CY7C1563V18, and CY7C1565V18 follows.  $\label{eq:cy7C1563V18}$ 

# 165-Ball FBGA (15 x 17 x 1.4 mm) Pinout

# CY7C1561V18 (8M x 8)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	Α	Α	WPS	NWS <sub>1</sub>	K	NC/144M	RPS	Α	Α	CQ
В	NC	NC	NC	Α	NC/288M	K	NWS <sub>0</sub>	Α	NC	NC	Q3
С	NC	NC	NC	V <sub>SS</sub>	Α	NC	Α	V <sub>SS</sub>	NC	NC	D3
D	NC	D4	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	NC	NC
E	NC	NC	Q4	$V_{DDQ}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{\mathrm{DDQ}}$	NC	D2	Q2
F	NC	NC	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	NC	NC
G	NC	D5	Q5	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	NC	NC
Н	DOFF	$V_{REF}$	$V_{DDQ}$	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$V_{\mathrm{DDQ}}$	$V_{REF}$	ZQ
J	NC	NC	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	Q1	D1
K	NC	NC	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	NC	NC
L	NC	Q6	D6	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{\mathrm{DDQ}}$	NC	NC	Q0
М	NC	NC	NC	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	NC	NC	D0
N	NC	D7	NC	V <sub>SS</sub>	А	Α	Α	V <sub>SS</sub>	NC	NC	NC
Р	NC	NC	Q7	Α	А	QVLD	Α	Α	NC	NC	NC
R	TDO	TCK	А	Α	А	NC	Α	Α	Α	TMS	TDI

## CY7C1576V18 (8M x 9)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	Α	Α	WPS	NC	K	NC/144M	RPS	Α	Α	CQ
В	NC	NC	NC	Α	NC/288M	K	BWS <sub>0</sub>	Α	NC	NC	Q4
С	NC	NC	NC	V <sub>SS</sub>	Α	NC	Α	V <sub>SS</sub>	NC	NC	D4
D	NC	D5	NC	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	NC	NC	NC
E	NC	NC	Q5	$V_{DDQ}$	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	$V_{\mathrm{DDQ}}$	NC	D3	Q3
F	NC	NC	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	NC	NC
G	NC	D6	Q6	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	NC	NC
Н	DOFF	$V_{REF}$	$V_{\mathrm{DDQ}}$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$V_{\mathrm{DDQ}}$	$V_{REF}$	ZQ
J	NC	NC	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	Q2	D2
K	NC	NC	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	NC	NC
L	NC	Q7	D7	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{\mathrm{DDQ}}$	NC	NC	Q1
М	NC	NC	NC	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	NC	NC	D1
N	NC	D8	NC	$V_{SS}$	Α	Α	Α	$V_{SS}$	NC	NC	NC
Р	NC	NC	Q8	Α	Α	QVLD	Α	Α	NC	D0	Q0
R	TDO	TCK	Α	Α	Α	NC	Α	Α	Α	TMS	TDI

Note
2. NC/144M and NC/288M are not connected to the die and can be tied to any voltage level.



# **Pin Configuration**

The Pin Configuration for CY7C1561V18, CY7C1563V18, and CY7C1565V18 follows.  $\begin{tabular}{l} \end{tabular} \label{table} (continued) \end{tabular}$ 

# 165-Ball FBGA (15 x 17 x 1.4 mm) Pinout

# CY7C1563V18 (4M x 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/144M	Α	WPS	BWS <sub>1</sub>	K	NC/288M	RPS	Α	Α	CQ
В	NC	Q9	D9	Α	NC	K	BWS <sub>0</sub>	Α	NC	NC	Q8
С	NC	NC	D10	V <sub>SS</sub>	Α	NC	Α	V <sub>SS</sub>	NC	Q7	D8
D	NC	D11	Q10	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	NC	D7
E	NC	NC	Q11	$V_{\mathrm{DDQ}}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{\mathrm{DDQ}}$	NC	D6	Q6
F	NC	Q12	D12	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	NC	Q5
G	NC	D13	Q13	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	NC	D5
Н	DOFF	$V_{REF}$	$V_{\mathrm{DDQ}}$	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{DD}$	$V_{\mathrm{DDQ}}$	$V_{\mathrm{DDQ}}$	$V_{REF}$	ZQ
J	NC	NC	D14	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	Q4	D4
K	NC	NC	Q14	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	D3	Q3
L	NC	Q15	D15	$V_{DDQ}$	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	$V_{\mathrm{DDQ}}$	NC	NC	Q2
М	NC	NC	D16	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	NC	Q1	D2
N	NC	D17	Q16	V <sub>SS</sub>	Α	Α	А	V <sub>SS</sub>	NC	NC	D1
Р	NC	NC	Q17	Α	Α	QVLD	Α	Α	NC	D0	Q0
R	TDO	TCK	Α	Α	Α	NC	Α	Α	Α	TMS	TDI

## CY7C1565V18 (2M x 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/288M	Α	WPS	BWS <sub>2</sub>	K	BWS <sub>1</sub>	RPS	Α	NC/144M	CQ
В	Q27	Q18	D18	Α	BWS <sub>3</sub>	K	BWS <sub>0</sub>	Α	D17	Q17	Q8
С	D27	Q28	D19	$V_{SS}$	Α	NC	Α	$V_{SS}$	D16	Q7	D8
D	D28	D20	Q19	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	Q16	D15	D7
E	Q29	D29	Q20	$V_{\mathrm{DDQ}}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{\mathrm{DDQ}}$	Q15	D6	Q6
F	Q30	Q21	D21	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	D14	Q14	Q5
G	D30	D22	Q22	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	Q13	D13	D5
Н	DOFF	$V_{REF}$	$V_{\mathrm{DDQ}}$	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$V_{DDQ}$	$V_{REF}$	ZQ
J	D31	Q31	D23	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	D12	Q4	D4
K	Q32	D32	Q23	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	Q12	D3	Q3
L	Q33	Q24	D24	$V_{\mathrm{DDQ}}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{\mathrm{DDQ}}$	D11	Q11	Q2
M	D33	Q34	D25	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	D10	Q1	D2
N	D34	D26	Q25	$V_{SS}$	Α	Α	Α	$V_{SS}$	Q10	D9	D1
Р	Q35	D35	Q26	Α	Α	QVLD	Α	Α	Q9	D0	Q0
R	TDO	TCK	Α	Α	Α	NC	Α	Α	Α	TMS	TDI



# **Pin Definitions**

Pin Name	10	Pin Description
D <sub>[x:0]</sub>	Input- Synchronous	<b>Data input signals.</b> Sampled on the rising edge of K and K clocks during valid write operations. CY7C1561V18 – $D_{[7:0]}$ CY7C1576V18 – $D_{[8:0]}$ CY7C1563V18 – $D_{[17:0]}$ CY7C1565V18 – $D_{[35:0]}$
WPS	Input- Synchronous	<b>Write Port Select, Active LOW</b> . Sampled on the rising edge of the K clock. When asserted active, a write operation is initiated. Deasserting deselects the Write Port. When the Write Port is deselected $D_{[x:0]}$ is ignored.
$\overline{\text{NWS}}_0$ , $\overline{\text{NWS}}_1$ ,	Input- Synchronous	<b>Nibble Write Select 0, 1, Active LOW (CY7C1561V18 Only)</b> . Sampled on the rising edge of the K and K clocks when write operations are active. Us <u>ed to</u> select which nibble is <u>writt</u> en into the device during the current portion of the write operations. $\overline{\text{NWS}}_0$ controls $D_{[3:0]}$ and $\overline{\text{NWS}}_1$ controls $D_{[7:4]}$ .
		All the nibble Write Selects are sampled on the same edge as the data. The corresponding nibble of data is ignored by deselecting a nibble write select and is not written into the device.
BWS <sub>0</sub> , BWS <sub>1</sub> , BWS <sub>2</sub> , BWS <sub>3</sub>	Input- Synchronous	Byte Write Select 0, 1, 2, and 3 – Active LOW. Sampled on the rising edge of the K and $\overline{\text{K}}$ clocks during write operations. Used to select which byte is written into the device during the current portion of the write operations. Bytes not written remain unaltered. $ \begin{array}{l} \text{CY7C1576V18} - \underline{\text{BWS}}_0 \text{ controls D}_{[8:0]} \\ \text{CY7C1563V18} - \underline{\text{BWS}}_0 \text{ controls D}_{[8:0]} \\ \text{and } \underline{\text{BWS}}_1 \text{ controls D}_{[17:9]} \\ \text{CY7C1565V18} - \underline{\text{BWS}}_0 \text{ controls D}_{[8:0]}, \\ \overline{\text{BWS}}_1 \text{ controls D}_{[17:9]}, \\ \overline{\text{BWS}}_2 \text{ controls D}_{[26:18]} \text{ and } \overline{\text{BWS}}_3 \\ \text{controls D}_{[35:27]}. \\ \text{All the Byte Write Selects are sampled on the same edge as the data. Deselecting a Byte Write Select causes the corresponding byte of data to be ignored and not written into the device.} \\ \end{array} $
A	Input- Synchronous	Address Inputs. Sampled on the rising edge of the K clock during active read and write operations. These address inputs are multiplexed for both read and write operations. Internally, the device is organized as 8M x 8 (4 arrays each of 2M x 8) for CY7C1561V18, 8M x 9 (4 arrays each of 2M x 9) for CY7C1576V18, 4M x 18 (4 arrays each of 1M x 18) for CY7C1563V18 and 2M x 36 (4 arrays each of 512K x 36) for CY7C1565V18. Therefore, only 21 address inputs are needed to access the entire memory array of CY7C1561V18 and CY7C1576V18, 20 address inputs for CY7C1563V18, and 19 address inputs for CY7C1565V18. These inputs are ignored when the appropriate port is deselected.
Q <sub>[x:0]</sub>	Outputs- Synchronous	<b>Data Output signals</b> . These pins drive out the requested data during a read operation. Valid data is driven out on the rising edge of both the K and K clocks during read operations or K and K. When the Read Port is deselected, $Q_{[x:0]}$ are automatically tri-stated. CY7C1561V18 – $Q_{[7:0]}$ CY7C1576V18 – $Q_{[8:0]}$ CY7C1563V18 – $Q_{[17:0]}$ CY7C1565V18 – $Q_{[35:0]}$
RPS	Input- Synchronous	Read Port Select, Active LOW. Sampled on the rising edge of Positive Input Clock (K). When active, a read operation is initiated. Deasserting causes the Read Port to be deselected. When deselected, the pending access is allowed to complete and the output drivers are automatically tri-stated following the next rising edge of the K clock. Each read access consists of a burst of four sequential transfers.
QVLD	Valid output indicator	Valid Output Indicator. The Q Valid indicates valid output data. QVLD is edge aligned with CQ and CQ.
К	Input- Clock	<b>Positive Input Clock Input</b> . The rising edge of K is used to capture synchronous inputs to the device and to drive out data through $Q_{[x:0]}$ when in single clock mode. All accesses are initiated on the rising edge of K.
ĸ	Input- Clock	<b>Negative Input Clock Input.</b> $\overline{K}$ is used to capture synchronous inputs being presented to the device and to drive out data through $Q_{[x:0]}$ when in single clock mode.
CQ	Echo Clock	Synchronous Echo Clock Outputs. This is a free running clock and is synchronized to the input clock (K) of the QDR-II+. The timings for the echo clocks are shown in the "Switching Characteristics" on page 22.



## Pin Definitions (continued)

Pin Name	10	Pin Description
CQ	Echo Clock	<b>Synchronous Echo Clock Outputs</b> . This is a free running clock and is synchronized to the input clock (K) of the QDR-II+. The timings for the echo clocks are shown in the "Switching Characteristics" on page 22.
ZQ	Input	<b>Output Impedance Matching Input</b> . This input is used to tune the device outputs to the system data bus impedance. CQ, $\overline{CQ}$ and $Q_{[x:0]}$ output impedance are set to 0.2 x RQ, where RQ is a resistor connected between ZQ and ground. Alternately, this pin can be connected directly to $V_{DDQ}$ , which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.
DOFF	Input	<b>DLL Turn Off-Active LOW</b> . Connecting this pin to ground turns off the DLL inside the device. The timings in the DLL turned off operation are different from those listed in this data sheet. For normal operation, this pin can be connected to a pull up through a 10 K $\Omega$ or less pull up resistor. The device behaves in QDR-I mode when the DLL is turned off. In this mode, the device can be operated at a frequency of up to 167 MHz with QDR-I timing.
TDO	Output	TDO for JTAG.
TCK	Input	TCK pin for JTAG.
TDI	Input	TDI pin for JTAG.
TMS	Input	TMS pin for JTAG.
NC	N/A	Not connected to the die. Can be tied to any voltage level.
NC/144M	N/A	Not connected to the die. Can be tied to any voltage level.
NC/288M	N/A	Not connected to the die. Can be tied to any voltage level.
V <sub>REF</sub>	Input- Reference	Reference Voltage Input. Static input used to set the reference level for HSTL inputs and Outputs as well as AC measurement points.
$V_{DD}$	Power Supply	Power supply inputs to the core of the device.
V <sub>SS</sub>	Ground	Ground for the device.
$V_{\mathrm{DDQ}}$	Power Supply	Power supply inputs for the outputs of the device.

### **Functional Overview**

The CY7C1561V18, CY7C1576V18, CY7C1563V18, and CY7C1565V18 are synchronous pipelined Burst SRAMs equipped with both a Read Port and a Write Port. The Read Port is dedicated to read operations and the Write Port is dedicated to write operations. Data flows into the SRAM through the Write Port and out through the Read Port. These devices multiplex the address inputs in order to minimize the number of address pins required. By having separate Read and Write Ports, the QDR-II+completely eliminates the need to "turn-around" the data bus and avoids any possible data contention, thereby simplifying system design. Each access consists of four 8-bit data transfers in the case of CY7C1561V18, four 9-bit data transfers in the case of CY7C1563V18, and four 36-bit data transfers in the case of CY7C1565V18, in two clock cycles.

Accesses for both ports are initiated on the Positive Input Clock (K). All synchronous input and output timing are referenced from the rising edge of the input clocks (K and K).

All synchronous data inputs  $(D_{[x:0]})$  inputs pass through input registers controlled by the input clocks (K and K). All

synchronous data outputs  $(Q_{[x:0]})$  outputs pass through output registers controlled by the rising edge of the input clocks (K and K) as well.

All synchronous control ( $\overline{RPS}$ ,  $\overline{WPS}$ ,  $\overline{BWS}_{[x:0]}$ ) inputs pass through input registers controlled by the rising edge of the input clocks (K and  $\overline{K}$ ).

CY7C1563V18 is described in the following sections. The same basic descriptions apply to CY7C1561V18, CY7C1576V18, and CY7C1565V18.

#### **Read Operations**

The CY7C1563V18 is organized internally as 4 arrays of 1M x 18. Accesses are completed in a burst of four sequential 18-bit data words. Read operations are initiated by asserting RPS active at the rising edge of the Positive Input Clock (K). The address presented to Address inputs are stored in the Read Address Register. Following the next two K clock rise, the corresponding lowest order 18-bit word of data is driven onto the  $Q_{[17:0]}$  using  $\bar{K}$  as the output timing reference. On the subsequent rising edge of K the next 18-bit data word is driven onto the  $Q_{[17:0]}$ . This process continues until all four 18-bit data words have been driven out onto  $Q_{[17:0]}$ . The requested data is valid



0.45\*ns from the rising edge of the input clock (K or K). In order to maintain the internal logic, each read access must be allowed to complete. Each read access consists of four 18-bit data words and takes 2 clock cycles to complete. Therefore, read accesses to the device can not be initiated on two consecutive K clock rises. The internal logic of the device ignores the second read request. Read accesses can be initiated on every other K clock rise. Doing so pipelines the data flow such that data is transferred out of the device on every rising edge of the input clocks (K and K).

When the Read Port is deselected, the CY7C1563V18 first completes the pending read transactions. Synchronous internal circuitry automatically tri-states the outputs following the next rising edge of the Positive Input Clock (K). This allows for a seamless transition between devices without the insertion of wait states in a depth expanded memory.

## **Write Operations**

Write operations are initiated by asserting WPS active at the rising edge of the Positive Input Clock (K). On the following K clock rise the data presented to D<sub>[17:0]</sub> is latched and stored into the lower 18-bit Write Data Register, provided BWS<sub>[1:0]</sub> are both asserted active. On the subsequent rising edge of the Negative Input Clock  $(\overline{K})$  the information presented to  $D_{[17:0]}$  is also stored into the Write Data Register, provided  $\overline{BWS}_{[1:0]}$  are both asserted active. This process continues for one more cycle until four 18-bit words (a total of 72 bits) of data are stored in the SRAM. The 72 bits of data are then written into the memory array at the specified location. Therefore, write accesses to the device can not be initiated on two consecutive K clock rises. The internal logic of the device ignores the second write request. Write accesses can be initiated on every other rising edge of the Positive Input Clock (K). Doing so pipelines the data flow such that 18 bits of data can be transferred into the device on every rising edge of the input clocks (K and K).

When deselected, the Write Port ignores all inputs after the pending write operations have been completed.

### **Byte Write Operations**

Byte Write operations are supported by the CY7C1563V18. A write operation is initiated as described in the "Write Operations" section above. The bytes that are written are determined by BWS<sub>0</sub> and BWS<sub>1</sub>, which are sampled with each set of 18-bit data words. Asserting the appropriate Byte Write Select input during the data portion of a write allows the data being presented to be latched and written into the device. Deasserting the Byte Write Select input during the data portion of a write allows the data stored in the device for that byte to remain unaltered. This feature can be used to simplify Read/Modify/Write operations to a Byte Write operation.

## **Concurrent Transactions**

The Read and Write Ports on the CY7C1563V18 operate completely independently of one another. Since each port latches the address inputs on different clock edges, the user can read or write to any location, regardless of the transaction on the other port. If the ports access the same location when a read follows a write in successive clock cycles, the SRAM delivers the most recent information associated with the specified address location. This includes forwarding data from a write cycle that was initiated on the previous K clock rise.

Read accesses and write access must be scheduled such that one transaction is initiated on any clock cycle. If both ports are selected on the same K clock rise, the arbitration depends on the previous state of the SRAM. If both ports were deselected, the Read Port takes priority. If a read was initiated on the previous cycle, the Write Port assumes priority (since read operations can not be initiated on consecutive cycles). If a write was initiated on the previous cycle, the Read Port assumes priority (since write operations can not be initiated on consecutive cycles). Therefore, asserting both port selects active from a deselected state results in alternating read and write operations being initiated, with the first access being a read.

### **Depth Expansion**

The CY7C1563V18 has a port select input for each port. This allows for easy depth expansion. Both port selects are sampled on the rising edge of the Positive Input Clock only (K). Each port select input can deselect the specified port. Deselecting a port does not affect the other port. All pending transactions (read and write) are completed prior to the device being deselected.

### **Programmable Impedance**

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and  $V_{SS}$  to allow the SRAM to adjust its output driver impedance. The value of RQ must be 5X the value of the intended line impedance driven by the SRAM, The allowable range of RQ to guarantee impedance matching with a tolerance of  $\pm 15\%$  is between  $175\Omega$  and  $350\Omega$ , with  $V_{DDQ}$  = 1.5V. The output impedance is adjusted every 1024 cycles upon powerup to account for drifts in supply voltage and temperature.

### **Echo Clocks**

Echo clocks are provided on the QDR-II+ to simplify data capture on high speed systems. Two echo clocks are gene<u>rated</u> by the QDR-II+. CQ is referenced with respect to K and CQ is referenced with respect to K. These are free running clocks and are synchronized to the input clock of the QDR-II+. The timings for the echo clocks are shown in "Switching Characteristics" on page 22.

### Valid Data Indicator (QVLD)

QVLD is provided on the QDR-II+ to simplify data capture on high speed systems. The QVLD is generated by the QDR-II+ device along with Data output. This signal is also edge-aligned with the echo clock and follows the timing of any data pin. This signal is asserted half a cycle before valid data arrives.

#### DLL


These chips utilize a Delay Lock Loop (DLL) that is designed to function between 120 MHz and the specified maximum clock frequency. The DLL may be disabled by applying ground to the DOFF pin. When the DLL is turned off, the device behaves in DDR-I mode (with 1.0 cycle latency and a longer access time). For more information, refer to the application note, "DLL Considerations in QDRII/DDRII/QDRII+/DDRII+". The DLL can also be reset by slowing or stopping the input clocks K and K for a minimum of 30ns. However, it is not necessary for the DLL to be reset in order to lock to the desired frequency. During Power up, when the DOFF is tied HIGH, the DLL gets locked after 2048 cycles of stable clock.



# **Application Example**

Figure 1 shows four QDR-II+ used in an application.

Figure 1. Application Example



### **Truth Table**

The truth table for CY7C1561V18, CY7C1563V18, and CY7C1565V18 follows. [3, 4, 5, 6, 7, 8]

Operation	K	RPS	WPS	DQ	DQ	DQ	DQ
Write Cycle: Load address on the rising edge of K; input write data on two consecutive K and K rising edges.	L-H	H <sup>[9]</sup>	L <sup>[10]</sup>	D(A) at K(t+1) ↑	D(A+1) at K(t+1) ↑	D(A+2) at K(t+2) ↑	D(A + 3) at $\overline{K}$ (t +2) $\uparrow$
Read Cycle: (2.5 cycle Latency) Load address on the rising edge of K; wait two and a half cycles; read data on two consecutive K and K rising edges.	L-H	L <sup>[10]</sup>	Х	Q(A) at K(t+2)↑	Q(A+1) at K(t+3) 1	Q(A+2) at K(t+3)↑	Q(A + 3) at K(t + 4) 1
NOP: No Operation	L-H	Н	Н	D = X Q = High-Z			
Standby: Clock Stopped	Stopped	Х	Х	Previous State	Previous State	Previous State	Previous State

#### Notes

- 3. X = "Don't Care," H = Logic HIGH, L = Logic LOW, ↑represents rising edge.
- 4. Device powers up deselected with the outputs in a tri-state condition.
- 5. "A" represents address location latched by the devices when transaction was initiated. A + 1, A + 2, and A +3 represents the address sequence in the burst.
- 6. "t" represents the cycle at which a read/write operation is started. t + 1, t + 2, and t + 3 are the first, second and third clock cycles respectively succeeding the "t" clock cycle.
- 7. Data inputs are registered at K and  $\overline{K}$  rising edges. Data outputs are delivered on K and  $\overline{K}$  rising edges also.
- 8. It is recommended that K = K = HIGH when clock is stopped. This is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically.
- 9. If this signal was LOW to initiate the previous cycle, this signal becomes a "Don't Care" for this operation.
- 10. This signal was HIGH on previous K clock rise. Initiating consecutive read or write operations on consecutive K clock rises is not permitted. The device ignores the second read or write request.



# **Write Cycle Descriptions**

The write cycle description table for CY7C1561V18 and CY7C1563V18 follows. [3, 11]

BWS <sub>0</sub> /	BWS <sub>1</sub> / NWS <sub>1</sub>	ĸ	ĸ	Comments
L	L	L–H	_	During the data portion of a write sequence :
				CY7C1561V18 – both nibbles ( $D_{[7:0]}$ ) are written into the device, CY7C1563V18 – both bytes ( $D_{[17:0]}$ ) are written into the device.
L	L	1	L-H	During the data portion of a write sequence : CY7C1561V18 – both nibbles ( $D_{[7:0]}$ ) are written into the device, CY7C1563V18 – both bytes ( $D_{[17:0]}$ ) are written into the device.
L	Н	L–H	-	During the data portion of a write sequence : CY7C1561V18 – only the lower nibble $(D_{[3:0]})$ is written into the device, $D_{[7:4]}$ remains unaltered. CY7C1563V18 – only the lower byte $(D_{[8:0]})$ is written into the device, $D_{[17:9]}$ remains unaltered.
L	Η	1	L–H	During the data portion of a write sequence : CY7C1561V18 – only the lower nibble ( $D_{[3:0]}$ ) is written into the device, $D_{[7:4]}$ remains unaltered. CY7C1563V18 – only the lower byte ( $D_{[8:0]}$ ) is written into the device, $D_{[17:9]}$ remains unaltered.
Н	L	L–H	-	During the data portion of a write sequence : CY7C1561V18 – only the upper nibble $(D_{[7:4]})$ is written into the device, $D_{[3:0]}$ remains unaltered. CY7C1563V18 – only the upper byte $(D_{[17:9]})$ is written into the device, $D_{[8:0]}$ remains unaltered.
Н	L	1	L–H	During the data portion of a write sequence : CY7C1561V18 – only the upper nibble ( $D_{[7:4]}$ ) is written into the device, $D_{[3:0]}$ remains unaltered. CY7C1563V18 – only the upper byte ( $D_{[17:9]}$ ) is written into the device, $D_{[8:0]}$ remains unaltered.
Н	Н	L–H	-	No data is written into the devices during this portion of a write operation.
Н	Н	-	L–H	No data is written into the devices during this portion of a write operation.

**Write Cycle Descriptions**The write cycle description table for CY7C1576V18 follows. [3, 11]

BWS <sub>0</sub>	K	K	
L	L–H	_	During the Data portion of a write sequence, the single byte (D <sub>[8:0]</sub> ) is written into the device.
L	-	L–H	During the Data portion of a write sequence, the single byte (D <sub>[8:0]</sub> ) is written into the device.
Н	L–H	_	No data is written into the device during this portion of a write operation.
Н	_	L–H	No data is written into the device during this portion of a write operation.

Document Number: 001-05384 Rev. \*E

<sup>11.</sup> Assumes a write cycle was initiated per the Write Cycle Descriptions table. NWS<sub>0</sub>, NWS<sub>1</sub>, BWS<sub>0</sub>, BWS<sub>1</sub>, BWS<sub>2</sub>, and BWS<sub>3</sub> can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.



**Write Cycle Descriptions**The write cycle description table for CY7C1565V18 follows. [3, 11]

BWS <sub>0</sub>	BWS <sub>1</sub>	BWS <sub>2</sub>	BWS <sub>3</sub>	K	K	Comments
L	L	L	L	L–H	-	During the Data portion of a write sequence, all four bytes $(D_{[35:0]})$ are written into the device.
L	L	L	L	-	L–H	During the Data portion of a write sequence, all four bytes $(D_{[35:0]})$ are written into the device.
L	Н	Н	Н	L–H	-	During the Data portion of a write sequence, only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[35:9]}$ remains unaltered.
L	Н	Н	Н	-	L–H	During the Data portion of a write sequence, only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[35:9]}$ remains unaltered.
Н	L	Н	Н	L–H	-	During the Data portion of a write sequence, only the byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.
Н	L	Н	Н	-	L–H	During the Data portion of a write sequence, only the byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.
Н	Н	L	Н	L–H	-	During the Data portion of a write sequence, only the byte $(D_{[26:18]})$ is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.
Н	Н	L	Н	-	L–H	During the Data portion of a write sequence, only the byte $(D_{[26:18]})$ is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.
Н	Н	Н	L	L–H	-	During the Data portion of a write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ remains unaltered.
Н	Н	Н	L	-	L–H	During the Data portion of a write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ remains unaltered.
Н	Н	Н	Н	L–H	_	No data is written into the device during this portion of a write operation.
Н	Н	Н	Н	_	L–H	No data is written into the device during this portion of a write operation.



# IEEE 1149.1 Serial Boundary Scan (JTAG)

These SRAMs incorporate a serial boundary scan test access port (TAP) in the FBGA package. This part is fully compliant with IEEE Standard #1149.1-2001. The TAP operates using JEDEC standard 1.8V IO logic levels.

### Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW ( $V_{SS}$ ) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to  $V_{DD}$  through a pull up resistor. TDO must be left unconnected. Upon power up, the device comes up in a reset state which does not interfere with the operation of the device.

#### **Test Access Port-Test Clock**

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### **Test Mode Select**

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this pin unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

### Test Data-In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see the "TAP Controller State Diagram" on page 14. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register.

### Test Data-Out (TDO)

The TDO output pin is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine (see "Instruction Codes" on page 17). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

#### Performing a TAP Reset

A Reset is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating. At power up, the TAP is reset internally to ensure that TDO comes up in a high-Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO pins and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins as shown in the "TAP Controller Block Diagram" on page 15. Upon power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all of the input and output pins on the SRAM. Several no connect (NC) pins are also included in the scan register to reserve pins for higher density devices.

The boundary scan register is loaded with the contents of the RAM Input and Output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the Input and Output ring.

"Boundary Scan Order" on page 18 show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the "Identification Register Definitions" on page 17.

### **TAP Instruction Set**

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the "Instruction Codes" on page 18. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.



#### **IDCODE**

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO pins and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register upon power up or whenever the TAP controller is given a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High-Z state until the next command is given during the "Update IR" state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee what value is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK# captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required—that is, while data captured is shifted out, the preloaded data can be shifted in.

#### **BYPASS**

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### **EXTEST**

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the shift-DR controller state.

#### EXTEST OUTPUT BUS TRI-STATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tri-state mode.

The boundary scan register has a special bit located at bit #108. When this scan cell, called the "extest output bus tri-state", is latched into the preload register during the "Update-DR" state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a High-Z condition.

This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the "Shift-DR" state. During "Update-DR", the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is pre-set HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the "Test-Logic-Reset" state.


#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.



# **TAP Controller State Diagram**

The state diagram for the TAP controller follows. [12]




#### Note

12. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.



# **TAP Controller Block Diagram**



# **TAP Electrical Characteristics**

Over the Operating Range<sup>[13, 14, 15]</sup>

Parameter	Description	Test Conditions	Min	Max	Unit
V <sub>OH1</sub>	Output HIGH Voltage	I <sub>OH</sub> = -2.0 mA	1.4		V
V <sub>OH2</sub>	Output HIGH Voltage	I <sub>OH</sub> = -100 μA	1.6		V
V <sub>OL1</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.0 mA		0.4	V
V <sub>OL2</sub>	Output LOW Voltage	I <sub>OL</sub> = 100 μA		0.2	V
V <sub>IH</sub>	Input HIGH Voltage		0.65V <sub>DD</sub>	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage		-0.3	0.35V <sub>DD</sub>	V
I <sub>X</sub>	Input and Output Load Current	$GND \leq V_I \leq V_{DD}$	<b>-</b> 5	5	μΑ

### Notes

<sup>13.</sup> These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics Table.

14. Overshoot: V<sub>IH</sub>(AC) ≤ V<sub>DDQ</sub> + 0.35V (Pulse width less than t<sub>CYC</sub>/2), Undershoot: V<sub>IL</sub>(AC) ≥ −0.3V (Pulse width less than t<sub>CYC</sub>/2).

15. All Voltage referenced to Ground.



# **TAP AC Switching Characteristics**Over the Operating Range [16, 17]

Parameter	Description	Min	Max	Unit
t <sub>TCYC</sub>	TCK Clock Cycle Time	50		ns
t <sub>TF</sub>	TCK Clock Frequency		20	MHz
t <sub>TH</sub>	TCK Clock HIGH	20		ns
t <sub>TL</sub>	TCK Clock LOW	20		ns
Setup Times		•	•	
t <sub>TMSS</sub>	TMS Setup to TCK Clock Rise	5		ns
t <sub>TDIS</sub>	TDI Setup to TCK Clock Rise	5		ns
t <sub>CS</sub>	Capture Setup to TCK Rise	5		ns
Hold Times		•	•	
t <sub>TMSH</sub>	TMS Hold after TCK Clock Rise	5		ns
t <sub>TDIH</sub>	TDI Hold after Clock Rise	5		ns
t <sub>CH</sub>	Capture Hold after Clock Rise	5		ns
<b>Output Times</b>		•	•	•
t <sub>TDOV</sub>	TCK Clock LOW to TDO Valid		10	ns
t <sub>TDOX</sub>	TCK Clock LOW to TDO Invalid	0		ns

# **TAP Timing and Test Conditions**

Figure 2 shows the TAP timing and test conditions.<sup>[17]</sup>

0.9V ALL INPUT PULSES 50Ω TDO - $Z_0 = 50\Omega$  $C_{L} = 20 \text{ pF}$ GND (a) **Test Clock** TCK  $t_{\mathsf{TMSS}}$ Test Mode Select **TMS**  $t_{\text{TDIS}}$ t<sub>TDIH</sub> Test Data In TDI Test Data Out TDO

Figure 2. TAP Timing and Test Conditions

#### Notes

<sup>16.</sup>  $t_{CS}$  and  $t_{CH}$  refer to the setup and hold time requirements of latching data from the boundary scan register. 17. Test conditions are specified using the load in TAP AC Test Conditions.  $t_R/t_F = 1$  ns.



# **Identification Register Definitions**

Instruction Field		Va	lue		Description	
instruction Field	CY7C1561V18	CY7C1576V18	CY7C1563V18	CY7C1565V18	Description	
Revision Number (31:29)	000	000	000	000	Version number.	
Cypress Device ID (28:12)	11010010001000100	11010010001001100	11010010001010100	11010010001100100	Defines the type of SRAM.	
Cypress JEDEC ID (11:1)	00000110100	00000110100	00000110100	00000110100	Allows unique identification of SRAM vendor.	
ID Register Presence (0)	1	1	1	1	Indicates the presence of an ID register.	

# **Scan Register Sizes**

Register Name	Bit Size
Instruction	3
Bypass	1
ID	32
Boundary Scan	109

# **Instruction Codes**

Instruction	Code	Description
EXTEST	000	Captures the Input/Output ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the Input/Output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the Input/Output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.



# **Boundary Scan Order**

Bit#	Bump ID
0	6R
1	6P
2	6N
3	7P
4	7N
5	7R
6	8R
7	8P
8	9R
9	11P
10	10P
11	10N
12	9P
13	10M
14	11N
15	9M
16	9N
17	11L
18	11M
19	9L
20	10L
21	11K
22	10K
23	9J
24	9K
25	10J
26	11J
27	11H

	-
Bit #	Bump ID
28	10G
29	9G
30	11F
31	11G
32	9F
33	10F
34	11E
35	10E
36	10D
37	9E
38	10C
39	11D
40	9C
41	9D
42	11B
43	11C
44	9B
45	10B
46	11A
47	10A
48	9A
49	8B
50	7C
51	6C
52	8A
53	7A
54	7B
55	6B

Bit#	Bump ID
56	6A
57	5B
58	5A
59	4A
60	5C
61	4B
62	3A
63	2A
64	1A
65	2B
66	3B
67	1C
68	1B
69	3D
70	3C
71	1D
72	2C
73	3E
74	2D
75	2E
76	1E
77	2F
78	3F
79	1G
80	1F
81	3G
82	2G
83	1H

Bump ID
1J
2J
3K
3J
2K
1K
2L
3L
1M
1L
3N
3M
1N
2M
3P
2N
2P
1P
3R
4R
4P
5P
5N
5R
Internal



# Power Up Sequence in QDR-II+ SRAM

QDR-II+ SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations. During Power Up, when the DOFF is tied HIGH, the DLL gets locked after 2048 cycles of stable clock.


# **Power Up Sequence**

- Apply power with DOFF tied HIGH (All other inputs can be HIGH or LOW)
  - $\square$  Apply  $V_{DD}$  before  $V_{DDQ}$
- $\Box$  Apply  $V_{DDQ}$  before  $V_{REF}$  or at the same time as  $V_{REF}$
- Provide stable power and clock  $(K, \overline{K})$  for 2048 cycles to lock the DLL.

#### **DLL Constraints**

- DLL uses K clock as its synchronizing input. The input must have low phase jitter, which is specified as t<sub>KC Var</sub>.
- The DLL functions at frequencies down to 120 MHz.
- If the input clock is unstable and the DLL is enabled, then the DLL may lock onto an incorrect frequency, causing unstable SRAM behavior. To avoid this, provide 2048 cycles stable clock to relock to the desired clock frequency.

# **Power Up Waveforms**





# **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. Ambient Temperature with Power Applied.. –55°C to +125°C Supply Voltage on V<sub>DD</sub> Relative to GND ......–0.5V to +2.9V Supply Voltage on V<sub>DDQ</sub> Relative to GND......-0.5V to +V<sub>DD</sub> DC Applied to Outputs in High-Z .......-0.5V to  $V_{DDQ} + 0.3V$ DC Input Voltage<sup>[14]</sup>......-0.5V to V<sub>DD</sub> + 0.3V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage (MIL-STD-883, M. 3015)	>2001V
Latch-up Current	200 mA

# **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> )	<b>V</b> <sub>DD</sub> <sup>[18]</sup>	<b>V</b> <sub>DDQ</sub> <sup>[18]</sup>
Commercial	0°C to +70°C	1.8 ± 0.1V	1.4V to
Industrial	–40°C to +85°C		$V_{DD}$

### **Electrical Characteristics**

### **DC Electrical Characteristics**

Over the Operating Range<sup>[15]</sup>

Parameter	Description	Test Condition	ons	Min	Тур	Max	Unit
$V_{DD}$	Power Supply Voltage			1.7	1.8	1.9	V
$V_{DDQ}$	IO Supply Voltage			1.4	1.5	$V_{DD}$	V
V <sub>OH</sub>	Output HIGH Voltage	Note 19		$V_{DDQ}/2 - 0.12$		$V_{DDQ}/2 + 0.12$	V
$V_{OL}$	Output LOW Voltage	Note 20		$V_{DDQ}/2 - 0.12$		$V_{DDQ}/2 + 0.12$	V
$V_{OH(LOW)}$	Output HIGH Voltage	$I_{OH}$ = $-0.1$ mA, Nominal	Impedance	V <sub>DDQ</sub> – 0.2		$V_{\mathrm{DDQ}}$	V
V <sub>OL(LOW)</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1mA, Nominal In	npedance	V <sub>SS</sub>		0.2	V
V <sub>IH</sub>	Input HIGH Voltage[14]			V <sub>REF</sub> + 0.1		V <sub>DDQ</sub> + 0.15	V
$V_{IL}$	Input LOW Voltage[14]			-0.15		V <sub>REF</sub> – 0.1	V
I <sub>X</sub>	Input Leakage Current	$GND \leq V_I \leq V_{DDQ}$		-2		2	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_1 \le V_{DDQ}$ . Output Disabled		-2		2	μА
$V_{REF}$	Input Reference Voltage <sup>[21]</sup>	Typical Value = 0.75V		0.68	0.75	0.95	V
I <sub>DD</sub> (x8)	V <sub>DD</sub> Operating Supply	V <sub>DD</sub> = Max,	300 MHz			1100	mA
		$I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{CYC}$	333 MHz			1200	
			375 MHz			1300	
			400 MHz			1400	
I <sub>DD</sub> (x9)	V <sub>DD</sub> Operating Supply	V <sub>DD</sub> = Max,	300 MHz			1100	mA
		$I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{CYC}$	333 MHz			1200	
			375 MHz			1300	
			400 MHz			1400	
I <sub>DD</sub> (x18)	V <sub>DD</sub> Operating Supply	V <sub>DD</sub> = Max,	300 MHz			1100	mA
		$I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{CYC}$	333 MHz			1200	
		I - IMAX - I/ICYC	375 MHz			1300	
			400 MHz			1400	
I <sub>DD</sub> (x36)	V <sub>DD</sub> Operating Supply	V <sub>DD</sub> = Max,	300 MHz			1100	mA
		$I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{CYC}$	333 MHz			1200	
		- 'MAX - '/'CYC	375 MHz			1300	
			400 MHz			1400	1

<sup>18.</sup> Power up: Assumes a linear ramp from 0V to  $V_{DD}(min)$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .

19. Output are impedance controlled.  $I_{OH} = -(V_{DDQ}/2)/(RQ/5)$  for values of 175 ohms <= RQ <= 350 ohms.

20. Output are impedance controlled.  $I_{OL} = (V_{DDQ}/2)/(RQ/5)$  for values of 175 ohms <= RQ <= 350 ohms.

21.  $V_{REF}(min) = 0.68V$  or  $0.46V_{DDQ}$ , whichever is larger,  $V_{REF}(max) = 0.95V$  or  $0.54V_{DDQ}$ , whichever is smaller.



# **Electrical Characteristics** (continued)

### **DC Electrical Characteristics**

Over the Operating Range<sup>[15]</sup>

Parameter	Description	Test Conditions		Min	Тур	Max	Unit
I <sub>SB1</sub>		Max V <sub>DD</sub> ,	300 MHz			450	mA
		Both Ports Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$	333 MHz			500	
		$ f  = f_{MAX} = 1/t_{CYC}$	375 MHz			525	
		Inputs Static	400 MHz			550	

### **AC Electrical Characteristics**

Over the Operating Range<sup>[14]</sup>

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
$V_{IH}$	Input HIGH Voltage		V <sub>REF</sub> + 0.2	_	V <sub>DDQ</sub> + 0.24	٧
$V_{IL}$	Input LOW Voltage		-0.24	_	V <sub>REF</sub> – 0.2	٧

## Capacitance

Tested initially and after any design or process change that may affect these parameters.


Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz, $V_{DD} = 1.8V$ , $V_{DDQ} = 1.5V$	5	pF
C <sub>CLK</sub>	Clock Input Capacitance		6	pF
C <sub>O</sub>	Output Capacitance		7	pF

### Thermal Resistance

Tested initially and after any design or process change that may affect these parameters.

Parameter	Description	Description Test Conditions		
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per	11.82	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)	EIA/JESD51.	2.33	°C/W

### **AC Test Loads and Waveforms**



## Notes

Document Number: 001-05384 Rev. \*E

<sup>22.</sup> Unless otherwise noted, test conditions assume signal transition time of 2V/ns, timing reference levels of 0.75V, Vref = 0.75V, RQ = 250Ω, V<sub>DDQ</sub> = 1.5V, input pulse levels of 0.25V to 1.25V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and load capacitance shown in (a) of "AC Test Loads and Waveforms".



# **Switching Characteristics**

Over the Operating Range<sup>[22, 23]</sup>

CY	Consortium	December 1	400 MHz		375 MHz		333 MHz		300 MHz		11!4
	Parameter	Description		Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>POWER</sub>		V <sub>DD</sub> (Typical) to the First Access <sup>[24]</sup>	1		1		1		1		ms
t <sub>CYC</sub>	t <sub>KHKH</sub>	K Clock Cycle Time	2.50	8.40	2.66	8.40	3.0	8.40	3.3	8.40	ns
t <sub>KH</sub>	t <sub>KHKL</sub>	Input Clock (K/K) HIGH	0.4	_	0.4	-	0.4		0.4	-	t <sub>CYC</sub>
t <sub>KL</sub>	t <sub>KLKH</sub>	Input Clock (K/K) LOW	0.4	_	0.4	-	0.4		0.4	1	t <sub>CYC</sub>
t <sub>KHK</sub> H	t <sub>KHK</sub> H	K Clock Rise to $\overline{K}$ Clock Rise (rising edge to rising edge)	1.06	_	1.13	-	1.28	-	1.40	-	ns
Setup Time	es										
t <sub>SA</sub>	t <sub>AVKH</sub>	Address Setup to K Clock Rise	0.4	_	0.4	_	0.4	_	0.4	_	ns
t <sub>SC</sub>	t <sub>IVKH</sub>	Control Setup to K Clock Rise (RPS, WPS)	0.4	_	0.4	-	0.4	_	0.4	_	ns
t <sub>SCDDR</sub>	t <sub>IVKH</sub>	Double Data Rate Control Setup to Clock (K, $\overline{K}$ ) Rise (BWS <sub>0</sub> , BWS <sub>1</sub> , BWS <sub>2</sub> , BWS <sub>3</sub> )	0.28	_	0.28	_	0.28	_	0.28	_	ns
t <sub>SD</sub>	t <sub>DVKH</sub>	$D_{[X:0]}$ Setup to Clock (K/ $\overline{K}$ ) Rise	0.28	_	0.28	_	0.28	_	0.28	_	ns
Hold Time:	S		•	•			•	•			
t <sub>HA</sub>	t <sub>KHAX</sub>	Address Hold after K Clock Rise	0.4	_	0.4	-	0.4	_	0.4	-	ns
t <sub>HC</sub>	t <sub>KHIX</sub>	Control Hold after K Clock Rise (RPS, WPS)	0.4	_	0.4	-	0.4	_	0.4	-	ns
t <sub>HCDDR</sub>	t <sub>KHIX</sub>	Double Data Rate Control Hold after Clock (K/K) Rise (BWS <sub>0</sub> , BWS <sub>1</sub> , BWS <sub>2</sub> , BWS <sub>3</sub> )	0.28	_	0.28	_	0.28	_	0.28	_	ns
t <sub>HD</sub>	t <sub>KHDX</sub>	D <sub>[X:0]</sub> Hold after Clock (K/K) Rise	0.28	_	0.28	-	0.28	_	0.28	-	ns
Output Tin			•	•			•	•			
t <sub>CO</sub>	t <sub>CHQV</sub>	K/K Clock Rise to Data Valid		0.45	_	0.45	_	0.45	_	0.45	ns
t <sub>DOH</sub>	t <sub>CHQX</sub>	Data Output Hold after Output K/K Clock Rise (Active to Active)	-0.45	_	-0.45	_	-0.45	_	-0.45	_	ns
t <sub>CCQO</sub>	t <sub>CHCQV</sub>	K/K Clock Rise to Echo Clock Valid		0.45	_	0.45	_	0.45	_	0.45	ns
t <sub>CQOH</sub>	t <sub>CHCQX</sub>	Echo Clock Hold after K/K Clock Rise	-0.45	_	-0.45	1	-0.45	_	-0.45	-	ns
t <sub>CQD</sub>	t <sub>CQHQV</sub>	Echo Clock High to Data Valid		0.2		0.2		0.2		0.2	ns
t <sub>CQDOH</sub>	t <sub>CQHQX</sub>	Echo Clock High to Data Invalid	-0.2	_	-0.2	-	-0.2	_	-0.2	-	ns
t <sub>CQH</sub>	t <sub>CQHCQL</sub>	Output Clock (CQ/CQ) HIGH <sup>[27]</sup>	0.81	_	0.88	-	1.03		1.15	_	ns
t <sub>CQH</sub> CQH	t <sub>СQН</sub> СQН	CQ Clock Rise to CQ Clock Rise <sup>[27]</sup> (rising edge to rising edge)	0.81	_	0.88	_	1.03	_	1.15	_	ns
t <sub>CHZ</sub>	t <sub>CHQZ</sub>	Clock (K/K) Rise to High-Z (Active to High-Z) <sup>[24,25]</sup>		0.45	-	0.45	-	0.45	ı	0.45	ns
t <sub>CLZ</sub>	t <sub>CHQX1</sub>	Clock (K/K) Rise to Low-Z <sup>[24, 25]</sup>	-0.45	_	-0.45	_	-0.45	_	-0.45	_	ns
1001	t <sub>CQHQVLD</sub>	Echo Clock High to QVLD Valid	-0.20	0.20	-0.20	0.20	-0.20	0.20	-0.20	0.20	ns

- 23. When a part with a maximum frequency above 300 MHz is operating at a lower clock frequency, it requires the input timings of the frequency range in which it is being operated and outputs data with the output timings of that frequency range.
- 24. This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above VDD minimum initially before a read or write operation can be initiated.
- 25. t<sub>CHZ</sub>, t<sub>CLZ</sub>, are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ± 100 mV from steady-state voltage.
- 26. At any given voltage and temperature t<sub>CHZ</sub> is less than t<sub>CLZ</sub> and t<sub>CHZ</sub> less than t<sub>CL</sub>.
   27. These parameters are extrapolated from the input timing parameters (t<sub>KHKH</sub> 250ps, where 250ps is the internal jitter. An input jitter of 200ps(t<sub>KCVAR</sub>) is already included in the t<sub>KHKH</sub>). These parameters are only guaranteed by design and are not tested in production.
   28. t<sub>QVLD</sub> spec is applicable for both rising and falling edges of QVLD signal.



**Switching Characteristics**Over the Operating Range<sup>[22, 23]</sup> (continued)

CY	Consortium	LIGSCRIPTION		400 MHz		375 MHz		MHz	300 MHz		Unit
Parameter	Parameter			Max	Min	Max	Min	Max	Min	Max	Ollit
DLL Timing											
t <sub>KC Var</sub>	t <sub>KC Var</sub>	Clock Phase Jitter	_	0.20	-	0.20	_	0.20	-	0.20	ns
t <sub>KC lock</sub>	t <sub>KC lock</sub>	DLL Lock Time (K)	2048	_	2048	-	2048	_	2048	_	cycles
t <sub>KC Reset</sub>	t <sub>KC Reset</sub>	K Static to DLL Reset <sup>[28]</sup>	30	_	30	_	30	_	30	-	ns


Note 29. Hold to  $>V_{IH}$  or  $<V_{IL}$ .



# **Switching Waveforms**

Read/Write/Deselect Sequence<sup>[30, 31, 32]</sup>

Figure 3. Waveform for 2.5 Cycle Read Latency



#### Notes

<sup>30.</sup> Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, i.e., A0+1.

<sup>31.</sup> Outputs are disabled (High-Z) one clock cycle after a NOP.

<sup>32.</sup> In this example, if address A2 = A1, then data Q20 = D10 and Q21 = D11. Write data is forwarded immediately as read results. This note applies to the whole diagram.



# **Ordering Information**

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
400	CY7C1561V18-400BZC	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)	Commercial
	CY7C1576V18-400BZC			
	CY7C1563V18-400BZC			
	CY7C1565V18-400BZC			
	CY7C1561V18-400BZXC	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	
	CY7C1576V18-400BZXC			
	CY7C1563V18-400BZXC			
	CY7C1565V18-400BZXC			
	CY7C1561V18-400BZI	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)	Industrial
	CY7C1576V18-400BZI			
	CY7C1563V18-400BZI			
	CY7C1565V18-400BZI			
	CY7C1561V18-400BZXI	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	-
	CY7C1576V18-400BZXI			
	CY7C1563V18-400BZXI			
	CY7C1565V18-400BZXI			
375	CY7C1561V18-375BZC	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)	Commercial
	CY7C1576V18-375BZC			
	CY7C1563V18-375BZC			
	CY7C1565V18-375BZC			
	CY7C1561V18-375BZXC	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	
	CY7C1576V18-375BZXC			
	CY7C1563V18-375BZXC			
	CY7C1565V18-375BZXC			
	CY7C1561V18-375BZI	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)	Industrial
	CY7C1576V18-375BZI			
	CY7C1563V18-375BZI			
	CY7C1565V18-375BZI			
	CY7C1561V18-375BZXI	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	
	CY7C1576V18-375BZXI			
	CY7C1563V18-375BZXI			
	CY7C1565V18-375BZXI			



# Ordering Information (continued)


Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.


Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
333	CY7C1561V18-333BZC	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)	Commercial
	CY7C1576V18-333BZC			
	CY7C1563V18-333BZC			
	CY7C1565V18-333BZC			
	CY7C1561V18-333BZXC	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	
	CY7C1576V18-333BZXC			
	CY7C1563V18-333BZXC			
	CY7C1565V18-333BZXC			
	CY7C1561V18-333BZI	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)	Industrial
	CY7C1576V18-333BZI			
	CY7C1563V18-333BZI			
	CY7C1565V18-333BZI			
	CY7C1561V18-333BZXI	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	:
	CY7C1576V18-333BZXI			
	CY7C1563V18-333BZXI			
	CY7C1565V18-333BZXI			
300	CY7C1561V18-300BZC	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)	Commercial
	CY7C1576V18-300BZC			
	CY7C1563V18-300BZC			
	CY7C1565V18-300BZC			
	CY7C1561V18-300BZXC	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	
	CY7C1576V18-300BZXC			
	CY7C1563V18-300BZXC			
	CY7C1565V18-300BZXC			
	CY7C1561V18-300BZI	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)	Industrial
	CY7C1576V18-300BZI			
	CY7C1563V18-300BZI			
	CY7C1565V18-300BZI			
	CY7C1561V18-300BZXI	51-85195	165-Ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm) Pb-Free	
	CY7C1576V18-300BZXI			
	CY7C1563V18-300BZXI			
	CY7C1565V18-300BZXI			




# **Package Diagram**

Figure 4. 165-ball FBGA (15 x 17 x 1.40 mm), 51-85195







51-85195-\*A



## **Document History Page**

Document Title: CY7C1561V18/CY7C1576V18/CY7C1563V18/CY7C1565V18, 72-Mbit QDR™-II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
Document Number: 001-05384

REV.	ECN NO.	ISSUE DATE	ORIG. OF CHANGE	DESCRIPTION OF CHANGE
**	402911	See ECN	VEE	New Data Sheet
*A	425251	See ECN	VEE	Updated the switching waveform Corrected the typos in DC parameters Updated the DLL section Added additional notes in the AC parameter section Updated the Power up sequence Added additional parameters in the AC timing
*B	437000	See ECN	IGS	ECN for Show on web
*C	461934	See ECN	NXR	Moved the Selection Guide table from page# 3 to page# 1. Modified Application Diagram. Changed $t_{TH}$ and $t_{TL}$ from 40 ns to 20 ns, changed $t_{TMSS},t_{TDIS},t_{CS},t_{TMSH},t_{TDIH},t_{CH}$ from 10 ns to 5 ns and changed $t_{TDOV}$ from 20 ns to 10 ns in TAP AC Switching Characteristics table Modified Power Up waveform. Included Maximum ratings for Supply Voltage on $V_{DDQ}$ Relative to GND. Changed the Maximum Ratings for DC Input Voltage from $V_{DDQ}$ to $V_{DD}$ . Changed the Pin Definition of $I_X$ from Input Load current to Input Leakage current on page#18.
*D	497567	See ECN	NXR	Changed the $V_{DDQ}$ operating voltage to 1.4V to $V_{DD}$ in the Features section, in Operating Range table and in the DC Electrical Characteristics table Added foot note in page# 1 Changed the Maximum rating of Ambient Temperature with Power Applied from –10°C to +85°C to –55°C to +125°C Changed $V_{REF}$ (Max) spec from 0.85V to 0.95V in the DC Electrical Characteristics table and in the note below the table Updated footnote #21 to specify Overshoot and Undershoot Spec Updated $I_{DD}$ and $I_{SB}$ values Updated $I_{DD}$ and $I_{SB}$ values Removed x9 part and its related information Updated footnote #25
*E	1351243	See ECN	VKN/FSU	Converted from preliminary to final Added x8 and x9 parts Changed t <sub>CYC</sub> max spec to 8.4 ns for all speed bins Updated footnote# 23 Updated Ordering Information table

© Cypress Semiconductor Corporation, 2005-2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.