

# **AOT500**

# N-Channel Enhancement Mode Field Effect Transistor




## **General Description**


AOT500 uses an optimally designed temperature compensated gate-drain zener clamp. Under overvoltage conditions, the clamp activates and turns on the MOSFET, safely dissipating the energy in the MOSFET. The built in resistor guarantees proper clamp operation under all circuit conditions, and the MOSFET never goes into avalanche breakdown. Advanced trench technology provides excellent low Rdson, gate charge and body diode characteristics, making this device ideal for motor and inductive load control applications.

Standard Product AOT500 is Pb-free (meets ROHS & Sony 259 specifications).

### **Features**

$$\begin{split} &V_{DS}\left(V\right) = Clamped \\ &I_{D} = 80A \quad (V_{GS} = 10V) \\ &R_{DS(ON)} < 5.3 \text{ m}\Omega \text{ } (V_{GS} = 10V) \end{split}$$





#### Absolute Maximum Ratings T<sub>4</sub>=25°C unless otherwise noted Parameter Symbol Maximum Units Drain-Source Voltage $V_{DS}$ clamped V Gate-Source Voltage $V_{GS}$ V clamped Continuous Drain $T_C=25^{\circ}C$ 80 Α Current G T<sub>C</sub>=100°C 57 $I_D$ Continuous Drain Gate Current +50 $I_{DG}$ mΑ Continuouse Gate Source Current +50 $I_{GS}$ Pulsed Drain Current C 250 Α $I_{DM}$ Avalanche Current L=100uHH 50 Α $I_{AR}$ Repetitive avalanche energy H 125 $\mathsf{E}_{\mathsf{AR}}$ mJ 115 $P_D$ W Power Dissipation B $T_C=100$ °C 58 Junction and Storage Temperature Range °C -55 to 175 $T_{J}, T_{STG}$

Thermal Characteristics								
Parameter		Symbol	Тур	Max	Units			
Maximum Junction-to-Ambient A	Steady-State	$R_{ hetaJA}$	60	75	°C/W			
Maximum Junction-to-Case B	Steady-State	$R_{\theta JC}$	0.7	1.3	°C/W			

## Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)

Symbol	Parameter	Parameter Conditions		Min	Тур	Max	Units
STATIC P	PARAMETERS						
$BV_{DSS(z)}$	Drain-Source Breakdown Voltage	I <sub>D</sub> =10mA, V <sub>GS</sub> =0V		33			V
$BV_CLAMP$	Drain-Source Clamping Voltage	I <sub>D</sub> =1A, V <sub>GS</sub> =0V		36		44	V
$I_{DSS(z)}$	Zero Gate Voltage Drain Current	V <sub>DS</sub> =16V, V <sub>GS</sub> =0V				30	μΑ
$BV_{GSS}$	Gate-Source Voltage	V <sub>DS</sub> =0V, I <sub>D</sub> =250μA		20			V
$I_{GSS}$	Gate-Body leakage current	$V_{DS}$ =0V, $V_{GS}$ =±10V				10	μA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_D=250\mu A$		1.5	2	3	V
$I_{D(ON)}$	On state drain current	$V_{GS}$ =10V, $V_{DS}$ =5V		250			Α
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS}$ =10V, $I_D$ =30A			4.1	5.3	mO
			T <sub>J</sub> =125°C		6.2		mΩ
<b>g</b> <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> =5V, I <sub>D</sub> =30A			95		S
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =1A, V <sub>GS</sub> =0V			0.7	1	V
I <sub>S</sub>	Maximum Body-Diode Continuous Curre	ent			80	Α	
DYNAMIC	PARAMETERS						
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =15V, f=1MHz			4735	6150	pF
C <sub>oss</sub>	Output Capacitance				765		pF
C <sub>rss</sub>	Reverse Transfer Capacitance				340		pF
$R_g$	Gate resistance	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, f=1MHz			13	17	Ω
SWITCHII	NG PARAMETERS						
Q <sub>g</sub> (10V)	Total Gate Charge	V <sub>GS</sub> =10V, V <sub>DS</sub> =15V, I <sub>D</sub> =30A			69	89	nC
Q <sub>g</sub> (4.5V)	Total Gate Charge				34		nC
$Q_{gs}$	Gate Source Charge				12		nC
$Q_{gd}$	Gate Drain Charge				15		nC
$t_{D(on)}$	Turn-On DelayTime				25		ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =10V, $V_{DS}$ =15V, $R_L$ =0.5 $\Omega$ , $R_{GEN}$ =3 $\Omega$			35		ns
$t_{D(off)}$	Turn-Off DelayTime				150		ns
t <sub>f</sub>	Turn-Off Fall Time				62		ns
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =30A, dI/dt=100A/μs			60	78	ns
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge	I <sub>F</sub> =30A, dI/dt=100A/μs			84		nC

A: The value of R  $_{\theta JA}$  is measured with the device in a still air environment with T  $_A$  =25°C.

Rev 0\_prelim: December 2007

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

B. The power dissipation  $P_D$  is based on  $T_{J(MAX)}$ =175°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C: Repetitive rating, pulse width limited by junction temperature T  $_{J(MAX)}$ =175°C.

D. The R  $_{\theta JA}$  is the sum of the thermal impedence from junction to case R  $_{\theta JC}$  and case to ambient.


E. The static characteristics in Figures 1 to 6 are obtained using <300  $\,\mu$ s pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(MAX)}$ =175°C.

G. The maximum current rating is limited by bond-wires.

H.  $E_{AR}$  and  $I_{AR}$  are based on a 100uH inductor with Tj(start) = 25C for each pulse.

## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



V<sub>SD</sub> (Volts)

Figure 6: Body-Diode Characteristics

V<sub>GS</sub> (Volts)

Figure 5: On-Resistance vs. Gate-Source Voltage

## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Single Pulse Avalanche capability




Figure 13: Power De-rating (Note B)




Figure 14: Current De-rating (Note B)

#### TYPICAL PROTECTION CHARACTERISTICS




Fig 15: BV<sub>CLAMP</sub> Characteristic

This device uses built-in Gate to Source and Gate to Drain zener protection. While the Gate-Source zener protects against excessive  $V_{\text{GS}}$  conditions, the Gate to Drain protection, clamps the VDS well below the device breakdown, preventing an avalanche condition within the MOSFET as a result of voltage over-shoot at the Drain electrode.

It is designed to breakdown well before the device breakdown. During such an event, current flows through the zener clamp, which is situated internally between the Gate to Drain. This current flows at  $BV_{\mathrm{DSS(Z)}}$ , building up the  $V_{\mathrm{GS}}$  internal to the device. When the current level through the zener reaches approximately 300mA, the  $V_{\mathrm{GS}}$  is approximately equal to  $V_{\mathrm{GS(PLATEAU)}}$ , allowing significant channel conduction and thus clamping the Drain to Source voltage. The  $V_{\mathrm{GS}}$  needed to turn the device on is controlled with an internally lumped gate resistor R approximately equal to  $10\Omega$ .

$$V_{GS(PLATEAU)}$$
= 10 $\Omega$  x 300mA =3V

It can also be said that the VDS during clamping is equal to:


$$BV_{DSS} = BV_{CLAMP} + V_{GS(PLATEAU)}$$


Additional power loss associated with the protection circuitry can be considered negligible when compare to the conduction losses of the MOSFET itself;

EX:

PL=30µAmax x 16V=0.48mW (Zener leakage loss)

PL(rds)=102A x  $6m\Omega$ =300mW (MOSFET loss)





Time in Avalanche (Seconds)
Fig 16: Unclamped Inductive Switching

Fig16: The built-in Gate to Drain clamp prevents the device from going into Avalanche by setting the clamp voltage well below the actual breakdown of the device. When the Drain to Gate voltage approaches the BV clamp, the internal Gate to Source voltage is charged up and channel conduction occurs, sinking the current safely through the device. The BV<sub>CLAMP</sub> is virtually temperature independent, providing even greater protection during normal operation.