



# SANYO Semiconductors

## DATA SHEET

# LV24100LP — Bi-CMOS IC

## FM and AM Tuner IC for Small Portable Equipment

### Overview

The LV24100LP is an innovative FM/AM tuner IC that is capable of configuring an FM/AM radio with just one external component. Since all the FM/AM radio functions are incorporated into a compact VQLP package with dimensions of only 5mm×5mm×0.8mm, this IC can easily incorporate FM/AM tuner function into mobile phones, PDA, MP3 player and other small mobile sets where space is always at a premium.

### Functions

- FM Tuner
- AM Tuner
- MPX stereo decoder
- Tuning

### Features

- No external components required except for an AM bar antenna.
- No alignments necessary
- Improved selectivity with low FMIF frequency (110kHz)
- Built-in adjacent channel interference total reduction (no 114kHz, no 190kHz)
- New tuning system
- Very high sensitivity reception with low-noise mixer input circuit
- Built-in low power standby mode eliminates the need for a power switch circuit.
- Composite output for RDS applications
- 3-wire bus interface (data, clock, and NR-W) featured
- Digital AFC function provided
- Soft muting and stereo blend functions (8-step software control)
- Support for manual search, automatic search, and auto preset
- Support for reception of worldwide bands  
(reception of all bands in Japan, Europe, and the US enabled by changes in the program.)

■ Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.

■ Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

**SANYO Semiconductor Co., Ltd.**

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

# LV24100LP

## Specifications

### Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>CC</sub> max	Analog block supply voltage	5.0	V
	V <sub>DD</sub> max	Digital block supply voltage	4.5	V
Digital input voltage	V <sub>IN1</sub> max	Clock, Data, NR_W	V <sub>DD</sub> +0.3	V
	V <sub>IN2</sub> max	External_clk_in	V <sub>DD</sub> +0.3	V
Allowable power dissipation	Pd max	Ta≤70°C, Mounted on a specified board *	140	mW
Operating temperature	Topr		-20 to +70	°C
Storage temperature	Tstg		-40 to +125	°C

Note: Mounted on a specified board: 40mm×50mm×0.8mm, glass epoxy

### Operating Condition at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V <sub>CC</sub>	Analog block supply voltage	3.0	V
	V <sub>DD</sub>	Digital block supply voltage	3.0	V
Operating supply voltage range	V <sub>CC</sub> op		3.0 to 4.8	V
	V <sub>DD</sub> op		3.0 to 4.0	V
	V <sub>IO</sub> op	Interface voltage	1.8 to 4.0	V

Note: The V<sub>IO</sub> application voltage must be either equivalent to V<sub>DD</sub> or the V<sub>DD</sub> value or less. (V<sub>IO</sub> ≤ V<sub>DD</sub>)

### Interface Block Allowable Operation Range at Ta = -20 to +70°C, V<sub>IO</sub> = 3.0V, V<sub>SS</sub> = 0V

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Supply voltage	V <sub>DD</sub>		2.5		4.0	V
Digital block input	V <sub>IH</sub>	High level input voltage range	0.7V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IL</sub>	Low level input voltage range	0		0.6	V
Digital block output	I <sub>OL</sub>	Output current at Low level	2.0			mA
	V <sub>OL</sub>	Output voltage at Low level I <sub>OL</sub> =2mA			0.6	V
Clock input operating frequency	fclk	(Pin29) clock frequency for 3wire_bus			0.7	MHz
External clock operating frequency	fclk_ext	(Pin31) clock frequency for external input	32k		14M	Hz
External clock operating voltage	Vclk_ext	(Pin31) clock voltage for external input	0.7V <sub>DD</sub>		V <sub>DD</sub>	V

Note: External clock input (pin31) allows also input of the sine wave signal. Frequency deviation is need 250ppm.

## LV24100LP

**Operating Characteristics** at Ta=25°C, VCC=3.0V, VDD=3.0V, VIO=3.0V, VSS=0V, Soft Mute/Soft Stereo=off, with the specified test circuit.

Output level setting means control register Block 2, Register 07h Bit 6(VOLSH)=0, Register 09h Bit 0 (nAUBST) =0.


Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Current drain (in operation)	ICCA_FM	Measurement at pin 23 with FM 60dBμV monaural input of the analog section.	11	14	17	mA
	ICCA_AM	Measurement at pin 23 with AM 80dBμV input of the analog section.	9	12	15	
	ICCD	Measurement at pins 27 and 40 with FM 60dBμV input in the digital block.	0.1	0.5	0.8	
Current drain (in standby)	ICCA_stb	Measurement at pin 23 in the standby mode of the analog block.		3	30	μA
	ICCD_stb	Measurement at pins 27 and 40 in the standby mode of the digital block.		3	30	
FM receive band	F_range	In the PCB mounting conditions	76		108	MHz
<b>FM receiving characteristics MONO</b>						
: fc=80MHz, fm=1kHz, 22.5kHz dev. VIN=60dBμV, Audio filter=IHF_BPF						
3dB sensitivity	-3dB LS	22.5kHz dev. output standard, input -3dB.		5	11	dBμV
Practical sensitivity 1	QS1	Input level with S/N=30dB		10	16	dBμV
Practical sensitivity 2 (Reference)	QS2	Input level with S/N=26dB		1.25		μV
Demodulator output	VO	Pin11 output	50	70	110	mV
Channel balance	CB	Pin11/pin12 output	-2	0	2	dB
Signal-to-noise ratio	S/N	Pin11 output	48	58		dB
Total harmonic distortion 1 (MONO)	THD1	Pin11 output, 22.5kHz dev.		0.4	1.5	%
Total harmonic distortion 2 (MONO)	THD2	Pin11 output, 75kHz dev.		1.3	3.0	%
Field intensity display level	FS	Input level at which FS3 changes to FS4	35		49	dBμV
Mute attenuation	Mute-Att	Pin 11 output	60	70		dB
<b>FM receive characteristic STEREO characteristic</b>						
: fc=80MHz, fm=1kHz, VIN60dBμV, L+R=90% (67.5kHz dev.), Pilot=10% (7.5kHz dev.), Audio filter = IHF_BPF+15kHz_LPF						
Separation	SEP	L-mod, Pin11/pin12 output	20	35		dB
Total harmonic distortion (Main)	THD-ST	Main-mod (for L+R input), Pin11 output		1.3	3.0	%
<b>AM receive characteristic</b>						
: fc=1.2MHz, fm=1kHz, 30% mod, Audio filter = IHF_BPF						
Demodulation output 1	VO1	VIN=30dBμV, Pin11 output	35	55	80	mVrms
Demodulation output 2	VO2	VIN=80dBμV, Pin11 output	30	50	75	mVrms
Signal-to-noise ratio 1	S/N1	VIN=30dBμV, Pin11 output	14	21		dB
Signal-to-noise ratio 2	S/N2	VIN=80dBμV, Pin11 output	40	45		dB
Total harmonic distortion	THD	VIN=80dBμV, Pin11 output		1.0	3.0	%
Field intensity display level	FS	Input level at which FS3 changes to FS4	35		49	dBμV

# LV24100LP


## Package Dimensions

unit : mm (typ)

3302A



## Block Diagram and Pin Assigment



# LV24100LP

## Pin Discription


Pin	Name	I/O	Description	Remarks	DC Voltage
1	GND		Analog and Digital GND		
2	AM-ANT1	I	AM Antenna input		
3	AM-ANT2	I	AM Antenna GND		
4	FM-ANT1	I	FM Antenna input		
5	FM-ANT2	I	FM Antenna GND		
6	GND		Analog and Digital GND		
7	NC				
8	NC				
9	NC				
10	NC				
11	LINE-OUT-L	O	Radio Lch Line-output		1.2V
12	LINE-OUT-R	O	Radio Rch Line-output		1.2V
13	Package-shield GND		GND for Package-shield		
14	Package-shield GND		GND for Package-shield		
15	Package-shield GND		GND for Package-shield		
16	Package-shield GND		GND for Package-shield		
17	Package-shield GND		GND for Package-shield		
18	Package-shield GND		GND for Package-shield		
19	NC				
20	MPX		MPX-signal output		V <sub>CC</sub> -0.3V
21	Vstabi2		2 <sup>nd</sup> Stabilizer voltage		3.0V
22	NC				
23	V <sub>CC</sub>		Analog supply voltage		
24	NC				
25	Vstabi.		Stabilizer voltage		2.4V
26	NC				
27	V <sub>DD</sub>		Digital supply voltage		
28	NR_W	I	Digital interface Read/Write		
29	DATA	I/O	Digital interface DATA		
30	CLOCK	I	Digital interface Clock		
31	CLK_IN	I	Reference clock-source input for measurement	Connect to GND if not used	
32	NC				
33	Package-shield GND		GND for Package-shield		
34	Package-shield GND		GND for Package-shield		
35	Package-shield GND		GND for Package-shield		
36	Package-shield GND		GND for Package-shield		
37	Package-shield GND		GND for Package-shield		
38	Package-shield GND		GND for Package-shield		
39	NC				
40	VI/O		Digital interface supply voltage		

# LV24100LP


## The PCB mounting conditions which cover FM receiving frequency range 76MHz to 108MHz

This IC Package is printed inductor backside of the package for local oscillation. It is necessary to place GND pattern right under the IC package for covering received frequency range 76MHz to 108MHz. This IC is measured under this condition for received frequency range. Then, the GND pattern must be placed at the center of the IC.

### Printed circuit board




### PCB layout recommendations



At the GND pattern light under of LV24100LP, X=3.4mm is recommended.  
The limit of X is min=2.2mm and max=3.6mm same as GND shield size of LV24100LP.  
Please do not arrange other wirings as much as possible within 0.4mm under the GND pattern.


**Serial Data Timing**

**• Write timing**



Symbol	Conditions	Ratings			Unit
		min	typ	max	
$t_W$	Delay from command to data	750			ns
$t_{DL}$	Delay from data stable to data latch time	750			ns
$t_{HD}$	Data Hold time	750			ns
$t_{CH}$	Clock High-level time	750			ns
$t_{CL}$	Clock Low-level time	750			ns


**• Read timing**



Symbol	Conditions	Ratings			Unit
		min	typ	max	
$t_W$	Delay from command to 1 <sup>st</sup> data bit	350			ns
$t_{SU}$	Data Setup time			350	ns
$t_{HD}$	Data hold time			350	ns

# LV24100LP

## • External clock timing (Pin 31)



Symbol	Conditions	Ratings			Unit
		min	typ	max	
$t_{CH}$	Clock High-level time	36	-	15625	ns
$t_{CL}$	Clock Low-level time	36	-	15625	ns
$f_{ext}$	External clock frequency	32	-	14000	kHz
$V_{IH}$	High level input voltage level	$0.7V_{DD}$	-	$V_{DD}$	V
$V_{IL}$	Low level input voltage level	0	-	0.6	V

## Digital Interface

### • 3-wire bus (For communication line)

Access to the LV24100 is done through the 3-wire bus.

CLOCK	Data strobe, input to the LV24100
NR_W	Command (Read or write data), input to the LV24100
DATA	Bi-directional pin: Written data in to the LV24100 when NR_W is high, Read data from the LV24100 when NR_W is low.

The LV24100 can be configured to generate interrupt through the DATA-line. When interrupt mode is selected, care should be taken that the DATA-line connection to the application micro-controller also supports interrupt.

When the required timing window for frequency measurements is not generated by the application micro-controller, an external clock must be connected to CLK\_IN pin of the LV24100.

### • Register map

The LV24100 registers are divided in 3 blocks:

Block 01h	Status and measurement
Block 02h	FM Control
Block 03h	AM control

To access a register in a block, the block must be first selected by writing the block number to the BLK\_SEL register. Block selection can be skipped for subsequent accesses to other registers in the same block.



## LV24100LP

The mapping is as follows:

Block	Address	Register name	Access	Operation
01h	00h	CHIP_ID	R	Chip identification
	01h	BLK_SEL	W	Block Select
	02h	MSRC_SEL	W	Measure source select
	03h	FM_OSC	W	DAC control for FM-RF oscillator
	04h	SD_OSC	W	DAC control for stereo decoder oscillator
	05h	IF_OSC	W	DAC control for IF oscillator
	06h	CNT_CTRL	W	Counter control
	07h	NA	-	
	08h	IRQ_MSK	W	Interrupt mask
	09h	FM_CAP	W	CAP bank control for RF-frequency
	0Ah	CNT_L	R	Counter value low byte
	0Bh	CNT_H	R	Counter value high byte
	0Ch	CTRL_STAT	R	Control status
	0Dh	RADIO_STAT	R	Radio station status
	0Eh	IRQ_ID	R	Interrupt identify
0Fh	IRQ_OUT	W	Set Interrupt on DATA-line	
02h	01h	BLK_SEL	W	Access register 01h of block 1
	02h	RADIO_CTRL1	W	Radio control 1
	03h	IF_CENTER	W	IF Center Frequency
	04h	AM_CAP	W	All to be set to "0"
	05h	IF_BW	W	IF Bandwidth
	06h	RADIO_CTRL2	W	Radio control 2
	07h	RADIO_CTRL3	W	Radio control 3
	08h	STEREO_CTRL	W	Stereo control
	09h	AUDIO_CTRL1	W	Audio control 1
	0Ah	AUDIO_CTRL2	W	Audio control 2
	0Bh	PW_SCTRL	W	Power and soft control
03h	01h	BLK_SEL	W	Access register 01h of block 1
	02h	AM_ACAP	W	AM antenna capacitor
	03h	AM_FE	W	AM front end control
	04h	AM_CTRL	W	AM control

Not mentioned registers are not defined and should not be accessed.

# LV24100LP

## Register Description

### Block x, Register 01h-BLK\_SEL-Block Select Register(Write only)

7	6	5	4	3	2	1	0
BN[7:0]							
Bit 7-0: <b>BN[7:0]</b> : 8-bit block number. For LV24100, the following numbers are valid: 01h. 02h. 03h. <b>Note:</b> This register can be accessed from any block							

### Block 1, Register 00h-CHIP\_ID-Chip Identify Register(Read only)

7	6	5	4	3	2	1	0
ID[7:0]							
Bit 7-0: <b>ID[7:0]</b> : 8-bit chip ID. For LV24100, value 7 should be read							

### Block 1, Register 02h-MSRC\_SEL-Measurement Source Select Register(Write-only)

7	6	5	4	3	2	1	0
MSR_O	AFC_LVL	AFC_SPD	MSS_RF16	MSS_AM	MSS_SD	MSS_FM	MSS_IF
Bit 7: <b>MSR_O</b> : Output measure source to DATA-pin 0 = Measuring source not available at DATA-pin (normal operation). 1 = Measuring source available at DATA-pin (test mode). Bit 6: <b>AFC_LVL</b> : AFC trigger level 0 = AFC is always active (trigger at 0dB $\mu$ V) 1 = AFC is only active when field strength is above 20dB $\mu$ V Bit 5: <b>AFC_SPD</b> : AFC speed 0 = AFC adjusts with 3Hz speed 1 = AFC adjusts with 8kHz speed (test mode) Bit 4: <b>MSS_RF16</b> : RF/16 measurement. 0 = Disable RF/16 oscillator measurement 1 = Enable RF/16 oscillator measurement Bit 3: <b>MSS_AM</b> : AM antenna frequency measurement. 0 = Disable AM antenna measurement 1 = Enable AM antenna measurement Bit 2: <b>MSS_SD</b> : Stereo decoder oscillator measurement 0 = Disable stereo decoder oscillator measurement 1 = Enable stereo decoder oscillator measurement Bit 1: <b>MSS_FM</b> : FM RF oscillator measurement 0 = Disable FM RF oscillator measurement 1 = Enable FM RF oscillator measurement Bit 0: <b>MSS_IF</b> : IF oscillator measurement 0 = Disable IF oscillator measurement 1 = Enable IF oscillator measurement <b>Note:</b> Only one of the measurement source MSS_xx bits may be set at a time. The FM RF frequency is divided by 256 or 16 before it goes to the measuring circuitry.							

### Block 1, Register 03h-FM\_OSC-FM RF Oscillator Register(Write-only)

7	6	5	4	3	2	1	0
FMOSC[7:0]							
Bit 7-0: <b>FMOSC[7:0]</b> : DAC value to control the FM RF oscillator (fine step) <b>Note:</b> Positive DAC control (i.e. the frequency increases with the register's value) See also FM_CAP register							

### Block 1, Register 04h-SD\_OSC-Stereo Decoder Oscillator Register(Write-only)

7	6	5	4	3	2	1	0
SDOSC[7:0]							
Bit 7-0: <b>SDOSC[7:0]</b> : DAC value to control the stereo decoder oscillator <b>Note:</b> Positive DAC control(i.e. the frequency increases with the register's value)							

## LV24100LP

### Block 1, Register 05h-IF-OSC-IF Oscillator Register(Write-only)

7	6	5	4	3	2	1	0
IFOSC[7:0]							
Bit 7-0: <b>IFOSC[7:0]</b> : DAC value to control the IF oscillator							
<b>Note:</b> Positive DAC control (i.e. the frequency increases with the register's value)							

### Block 1, Register 06h-CNT-CTRL-Counters Control Register(Write-only)

7	6	5	4	3	2	1	0																											
CNT1_CLR	CTAB2	CTAB1	CTAB0	SWP_CNT_L	CNT_EN	CNT_SEL	CNT_SET																											
Bit 7: <b>CNT1_CLR</b> : Clear counter 1 bit 0 = Normal mode 1 = Clear and keep counter 1 in reset mode Bit 6-4: <b>CTAB[2:0]</b> : Tab select for counter 2 measuring interval bits <table style="margin-left: 40px; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;"><u>Value</u></th> <th style="text-align: left;"><u>Dec.</u></th> <th style="text-align: left;"><u>Stop value</u></th> </tr> </thead> <tbody> <tr><td>000b</td><td>0</td><td>Stop after 2 counts</td></tr> <tr><td>001b</td><td>1</td><td>Stop after 8 counts</td></tr> <tr><td>010b</td><td>2</td><td>Stop after 32 counts</td></tr> <tr><td>011b</td><td>3</td><td>Stop after 128 counts</td></tr> <tr><td>100b</td><td>4</td><td>Stop after 512 counts</td></tr> <tr><td>101b</td><td>5</td><td>Stop after 2048 counts</td></tr> <tr><td>110b</td><td>6</td><td>Stop after 8192 counts</td></tr> <tr><td>111b</td><td>7</td><td>Stop after 32768 counts</td></tr> </tbody> </table> Bit 3: <b>SWP_CNT_L</b> : Swap counter 1 and counter 2 bit(Active low) 0 = Clock source 1 to counter 2, clock source 2 to counter 1(swapping) 1 = Clock source 1 to counter 1, clock source 2 to counter 2(no swap) Bit 2: <b>CNT_EN</b> : Enable the currently selected counter bit 0 = Disable counter(stop counting) 1 = Enable counter(counting mode) Bit 1: <b>CNT_SEL</b> : counter select bit 0 = Select counter 1 for measurement 1 = Select counter 2 for measurement Bit 0: <b>CNT_SET</b> : Set counters bit 0 = Normal mode 1 = Set both counter 1 and counter 2 to FFFFh and keep them set								<u>Value</u>	<u>Dec.</u>	<u>Stop value</u>	000b	0	Stop after 2 counts	001b	1	Stop after 8 counts	010b	2	Stop after 32 counts	011b	3	Stop after 128 counts	100b	4	Stop after 512 counts	101b	5	Stop after 2048 counts	110b	6	Stop after 8192 counts	111b	7	Stop after 32768 counts
<u>Value</u>	<u>Dec.</u>	<u>Stop value</u>																																
000b	0	Stop after 2 counts																																
001b	1	Stop after 8 counts																																
010b	2	Stop after 32 counts																																
011b	3	Stop after 128 counts																																
100b	4	Stop after 512 counts																																
101b	5	Stop after 2048 counts																																
110b	6	Stop after 8192 counts																																
111b	7	Stop after 32768 counts																																

### Block 1, Register 08h-IRQ\_MSK-Interrupt Mask Register(Write-only)

7	6	5	4	3	2	1	0
Reserved	IM_MS	Reserved		IRQ_LVL	IM_AFC	IM_FS	IM_CNT2
Bit 7: <b>Reserved</b> : Must be programmed with 0. Bit 6: <b>IM_MS</b> : Mono/Stereo interrupt mask bit 0 = Disable mono/stereo change interrupt 1 = Enable mono/stereo change interrupt Bit 5: <b>Reserved</b> : Must be programmed with 0. Bit 4: <b>Reserved</b> : Must be programmed with 0. Bit 3: <b>IRQ_LVL</b> : Interrupt level select bit 0 = Drive DATA-line from low to high when interrupt occurs(active high) 1 = Drive DATA-line from high to low when interrupt occurs(active low) Bit 2: <b>IM_AFC</b> : AFC out of range interrupt mask bit 0 = Disable AFC out of range interrupt 1 = Enable AFC out of range interrupt Bit 1: <b>IM_FS</b> : Field strength change interrupt mask bit 0 = Disable field strength change interrupt 1 = Enable field strength change interrupt Bit 0: <b>IM_CNT2</b> : Counter 2 counting done interrupt mask bit 0 = Disable counter 2 counting done interrupt 1 = Enable counter 2 counting done interrupt							

# LV24100LP

## Block 1, Register 09h-FM-CAP-FM RF Capacitor Bank Register(Write-only)

7	6	5	4	3	2	1	0
FMCAP[7:0]							
Bit 7-0: <b>FMCAP[7:0]</b> : CAP bank value to control the FM RF frequency (coarse steps) <b>Note:</b> 7½ bit CAP value (Bit[7:6]: Combination 10b and 01b results in the same CAP-range) Negative control: de RF frequency decreases when increasing the register's value See also FM_OSC register							

## Block 1, Register 0Ah-CNT-L-Counter Value Low Register(Read-only)

7	6	5	4	3	2	1	0
CNT_LSB[7:0]							
Bit 7-0: <b>CNT_LSB[7:0]</b> : Lower 8-bit value of the 16 bit counter							

## Block 1, Register 0Bh-CNT-H-Counter Value High Register(Read-only)

7	6	5	4	3	2	1	0
CNT_MSB[7:0]							
Bit 7-0: <b>CNT_MSB[7:0]</b> : Upper 8-bit value of the 16 bit counter							

## Block 1, Register 0Ch-CTRL-STAT-Control Status Register(Read-only)

7	6	5	4	3	2	1	0
REV3	REV2	REV1	REV0	Reserved		COV_FLG	AFC_FLG
Bit 7-4: <b>REV[3:0]</b> : should be read as 0Dh Bit 3-2: <b>Reserved[1:0]</b> : should be read as all 1 Bit 1: <b>COV_FLG</b> : counter overflow flag 0 = No overflow of the internal counter 1 = The last counting loop causes overflow of the internal counter Bit 0: <b>AFC_FLG</b> : AFC out of range bit 0 = AFC is within control range 1 = AFC is out of control range <b>Note:</b> Reading this register will clear AFC, count 2 done interrupt. COV_FLG is clear when CLR_CNT1 bit of CNT_CTRL register is high							

## Block 1, Register 0Dh-RADIO-STAT-Radio Station Status Register(Read-only)

7	6	5	4	3	2	1	0
RSS_MS	RSS_FS						
Bit 7: <b>RSS_MS</b> : Radio station mono/stereo state bit 0 = Mono 1 = Stereo Bit 6-0: <b>RSS_FS[6:0]</b> : Radio station field strength bits 1111111b = Field strength less than 10dBµV 0111111b = Field strength between 10 to 20dBµV 0011111b = Field strength between 20 to 30dBµV 0001111b = Field strength between 30 to 40dBµV 0000111b = Field strength between 40 to 50dBµV 0000011b = Field strength between 50 to 60dBµV 0000001b = Field strength between 60 to 70dBµV 0000000b = Field strength above 70dBµV <b>Note:</b> Reading this register will clear field strength and mono/stereo interrupt							

# LV24100LP

## Block 1, Register 0Eh-IRQ\_ID-Interrupt Identify Register(Read-only)

7	6	5	4	3	2	1	0
Reserved		II_CNT2	Reserved	II_AFC	Reserved		II_FS_MS
<p>Bit 7:           <b>Reserved:</b> should be read as 1</p> <p>Bit 6:           <b>Reserved:</b> should be read as 1</p> <p>Bit 5:           <b>II_CNT2:</b> Counter 2 counting done flag                            0 = No counting 2 counting done interrupt                            1 = Measuring with counter 2 is done</p> <p>Bit 4:           <b>Reserved:</b> should be read as 0</p> <p>Bit 3:           <b>II_AFC:</b> AFC out of range interrupt bit                            0 = No AFC interrupt                            1 = AFC fails to hold the RF-frequency in range</p> <p>Bit 2:           <b>Reserved:</b> should be read as 0</p> <p>Bit 1:           <b>Reserved:</b> should be read as 0</p> <p>Bit 0:           <b>II_FS_MS:</b> Field strength and Mono/stereo interrupt bit                            0 = No change in either the field strength or the mono/stereo mode                            1 = Change in field strength bits detected or mono/stereo mode has changed</p>							

## Block 1, Register 0Fh-IRQ\_OUT-Set Interrupt Out Register(Write Only)

7	6	5	4	3	2	1	0
IRQO_VAL[7:0]							
<p>Bit 7-0:           <b>IRQO_VAL[7:0]:</b> Write any value to this register will select the interrupt as output on the DATA-line of the LV24100 (the DATA-line can then be used as interrupt pin)</p>							

## Block 2, Register 02h-RADIO\_CTRL1-Radio Control 1 Register(Write-only)

7	6	5	4	3	2	1	0																																				
EN_MEAS	EN_AFC	Reserved	AM_CD2	DIR_AFC	RST_AFC	AM_CD1	AM_CD0																																				
<p>Bit 7:           <b>EN_MEAS:</b> Enable measurement bit                            0 = Normal mode                            1 = Measurement mode</p> <p>Bit 6:           <b>EN_AFC:</b> Enable AFC bit                            0 = Disable AFC                            1 = Enable AFC</p> <p>Bit 5:           <b>EN_RF16:</b> Enable RF16 Divider bit                            0 = Disable RF16                            1 = Enable RF16</p> <p>Bit 4:           <b>AM_CD2:</b> AM clock divider bit 2. Should be kept at 1 in FM mode</p> <p>Bit 3:           <b>DIR_AFC:</b> AFC direction bit                            0 = AFC normal direction                            1 = AFC reverse direction (for test purpose)</p> <p>Bit 2:           <b>RST_AFC:</b> Reset AFC bit                            0 = Normal operation                            1 = Reset AFC to the middle of the control range</p> <p>Bit 1:           <b>AM_CD1:</b> AM clock divider bit 1. Should be kept at 1 in FM mode</p> <p>Bit 0:           <b>AM_CD0:</b> AM clock divider bit 0. Should be kept at 1 in FM mode</p> <p><b>Note:</b> The AM_CD[2:0] bits are used to scale the FM-RF frequency down to AM-RF frequency. In FM mode, the AM divider should be turned off.</p> <table style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">AM_CD[2:0]</th> <th style="text-align: center;">Divider factor</th> <th colspan="2" style="text-align: center;">Approx. AM-RF (in kHz)</th> </tr> </thead> <tbody> <tr><td style="text-align: center;">0</td><td style="text-align: center;">48</td><td style="text-align: center;">1354</td><td style="text-align: center;">2291</td></tr> <tr><td style="text-align: center;">1</td><td style="text-align: center;">64</td><td style="text-align: center;">1015</td><td style="text-align: center;">1718</td></tr> <tr><td style="text-align: center;">2</td><td style="text-align: center;">80</td><td style="text-align: center;">812</td><td style="text-align: center;">1375</td></tr> <tr><td style="text-align: center;">3</td><td style="text-align: center;">96</td><td style="text-align: center;">677</td><td style="text-align: center;">1145</td></tr> <tr><td style="text-align: center;">4</td><td style="text-align: center;">128</td><td style="text-align: center;">507</td><td style="text-align: center;">859</td></tr> <tr><td style="text-align: center;">5</td><td style="text-align: center;">160</td><td style="text-align: center;">406</td><td style="text-align: center;">687</td></tr> <tr><td style="text-align: center;">6</td><td style="text-align: center;">192</td><td style="text-align: center;">338</td><td style="text-align: center;">572</td></tr> <tr><td style="text-align: center;">7</td><td colspan="3" style="text-align: center;">Divider OFF</td></tr> </tbody> </table>								AM_CD[2:0]	Divider factor	Approx. AM-RF (in kHz)		0	48	1354	2291	1	64	1015	1718	2	80	812	1375	3	96	677	1145	4	128	507	859	5	160	406	687	6	192	338	572	7	Divider OFF		
AM_CD[2:0]	Divider factor	Approx. AM-RF (in kHz)																																									
0	48	1354	2291																																								
1	64	1015	1718																																								
2	80	812	1375																																								
3	96	677	1145																																								
4	128	507	859																																								
5	160	406	687																																								
6	192	338	572																																								
7	Divider OFF																																										

## Block 2, Register 03h-IFCEN\_OSC-IF Center Frequency Oscillator Register(Write-only)

7	6	5	4	3	2	1	0
IFCOSC[7:0]							
<p>Bit 7-0:           <b>IFCENT[7:0]:</b> value for centering the IF frequency</p>							

# LV24100LP

## Block 2, Register 04h-AM-CAP(Write-only)

7	6	5	4	3	2	1	0
AM_CAP[7:0]							
Bit 7-0: <b>AM_CAP[7:0]</b> :all bit to be set to 0							

## Block 2, Register 05h-IF-BW-IF Bandwidth Register(Write-only)

7	6	5	4	3	2	1	0
IFBW[7:0]							
Bit 7-0: <b>IFBW[7:0]</b> : Value for IF bandwidth							

## Block 2, Register 06h-RADIO\_CTRL2-Radio Control 2 Register(Write-only)

7	6	5	4	3	2	1	0
VREF2	VREF	STABI_BP	IF_PM_L	DCFB_SPD	DCFB_OFF	AGCSP	Reserved
Bit 7:	<b>VREF2</b> : VREF2 control bit 0 = VREF2 is ON 1 = VREF2 is OFF						
Bit 6:	<b>VREF</b> : VREF control bit 0 = VREF is ON 1 = VREF is OFF						
Bit 5:	<b>STABI_BP</b> : Voltage stabilizer bypass bit 0 = Internal voltage is $V_{stabj}$ (normal operation) 1 = Internal voltage is $V_{CC}$ (stabilizer bypassed)						
Bit 4:	<b>IF_PM_L</b> : IF PLL mute bit 0 = IF PLL mute on (presetting IF mode) 1 = IF PLL mute off (normal operation mode)						
Bit 3:	<b>DCFB_SPD</b> : DC feedback speed 0 = normal speed 1 = high speed (test mode)						
Bit 2:	<b>DCFB_OFF</b> : DC feedback control 0 = Enable DC feedback (FM mode) 1 = Turn off the DC feedback (AM mode)						
Bit 1:	<b>AGCSP</b> : AGC speed control bit 0 = Normal speed 1 = High speed (test mode)						
Bit 0:	<b>Reserved</b> : should be written with 0						

## Block 2, Register 07h-RADIO\_CTRL3-Radio Control 3 Register(Write-only)

7	6	5	4	3	2	1	0
AGC_SLVL	VOLSH	Reserved	AMUTE_L	SE_FM	SE_AM	Reserved	
Bit 7:	<b>AGC_SLVL</b> : AGC set level bit This bit must be set to 1						
Bit 6:	<b>VOLSH</b> : Volume level shift bit 0 = Normal volume level 1 = Extra volume of 12dB						
Bit 5:	<b>Reserved</b> : should be written with 0						
Bit 4:	<b>AMUTE_L</b> : Audio mute bit 0 = Audio muted 1 = Audio not muted						
Bit 3:	<b>SE_FM</b> : FM radio select bit 0 = Disable FM radio 1 = Enable FM radio						
Bit 2:	<b>SE_AM</b> : AM radio select bit 0 = Disable AM radio 1 = Enable AM radio						
Bit 1:	<b>Reserved</b> : should be written with 0						
Bit 0:	<b>Reserved</b> : should be written with 0						
<b>Note</b> : Do not set bit 3 and 2 on at the same time.							

# LV24100LP

## Block 2, Register 08h-STEREO\_CTRL-Stereo Control Register(Write-only)

7	6	5	4	3	2	1	0
FRCST	FMCS[2:0]			DLT_TNE	PILOT_CANC	SD_PM	ST_M
Bit 7: <b>FRCST</b> : Force stereo bit 0 = Normal mode 1 = Force stereo mode for test Bit 6-4: <b>FMCS[2:0]</b> : FM channel separation bits 0...7=FM channel separation level Bit 3: <b>DLT_TNE</b> : Delta tune bit 0 = Decrease delta tune 1 = Normal delta tune Bit 2: <b>PILOT_CANC</b> : Pilot cancellation bit 0 = No pilot cancellation 1 = Pilot cancellation enabled Bit 1: <b>SD_PM</b> : Stereo decoder PLL mute bit 0 = Stereo decoder PLL not muted(normal operation) 1 = Stereo decoder PLL is muted(presetting mode) Bit 0: <b>ST_M</b> : FM stereo/mono mode bit 0 = Stereo mode 1 = Mono mode							

## Block 2, Register 09h-AUDIO\_CTRL1-Audio Control 1 Register(Write-only)

7	6	5	4	3	2	1	0
Reserved							nAUBST
Bit 7-1: <b>Reserved</b> : should be written with 0 Bit 0: <b>nAUBST</b> : Audio output level boost bit 0 = Boost output level with 3dB 1 = No output level boosting							

## Block 2, Register 0Ah-AUDIO\_CTRL2-Audio Control 2 Register(Write-only)

7	6	5	4	3	2	1	0
Reserved		DEEMP	Reserved				
Bit 7-6: <b>Reserved</b> : should be written with 1 Bit 5: <b>DEEMP</b> : De-emphasis bit 0 = De-emphasis 50µs. 1 = De-emphasis 75µs. Bit 4-0: <b>Reserved</b> : should be written with 0							

## Block 2, Register 0Bh-PW\_SCTRL-Power and Soft Control Register(Write-only)

7	6	5	4	3	2	1	0
SS_CTRL			SM_CTRL			Reserved	PW_RAD
Bit 7-5: <b>SS_CTRL</b> : Soft stereo control bits(8 levels) 000b = Minimal soft stereo(off) 111b = Maximal soft stereo level Bit 4-2: <b>SM_CTRL</b> : Soft audio mute bits(8 levels) 000b = Minimal soft audio mute(off) 111b = Maximal soft audio mute level Bit 1: <b>Reserved</b> : should be written with 0 Bit 0: <b>PW_RAD</b> : Radio circuitry power bit 0 = Radio circuitry is switched OFF. 1 = Switch radio circuitry ON <b>Note</b> : PW_RAD is 0 at power up							

## Block 3, Register 02h-AM\_ACAP-AM Antenna Capacitor Bank Register(Write-only)

7	6	5	4	3	2	1	0
AMCAP[7:0]							
Bit 7-0: <b>AMCAP[7:0]</b> : CAP bank value to control the AM antenna frequency <b>Note</b> : AM antenna capacitor bank is controlled by 10 bits. The upper 2 bits are located in AM_FE register. Negative control: de frequency decreases when increasing the register's value.							

## LV24100LP

### Block 3, Register 03h-AM-FE-AM Front End Register(Write-only)

7	6	5	4	3	2	1	0
AGC_LVL			AGC_GAIN			AMCAP9	AMCAP8
Bit 7-5: <b>AGC_LVL[2:0]</b> : AGC level bits Bit 4: <b>AAGC_EG</b> : AM AGC extra gain Bit 3-2: <b>AAGC_GAIN[1:0]</b> : AM AGC gain setting Bit 1-0: <b>AMCAP[9:8]</b> : Upper bits of AM antenna capacitor bank							


### Block 3, Register 04h-AM-CTRL-AM Control Register(Write-only)

7	6	5	4	3	2	1	0
AMFE_AT	AABSW	nFIFAGC	AMFE_EN	AM_CAL	nAMEMG	FE_SPD[1:0]	
Bit 7: <b>AMFE_AT</b> : AM front end attenuator 0 = Disable AM front end attenuator 1 = Enable AM front end attenuator <b>Note:</b> This bit is don't care for FM and should be 1 for AM Bit 6: <b>AABSW</b> : AM antenna band switch 0 = Switch off AM antenna band 1 = Switch on AM antenna band Bit 5: <b>nFIFAGC</b> : Fast IF AGC(active low) 0 = Fast IF AGC speed 1 = Norma IF AGC speed <b>Note:</b> This bit must be 0 for FM. In AM mode, this bit must be 1 and can be changed to 0 during scanning for AM stations to speed up the scan operation. Bit 4: <b>AMFE_EN</b> : Enable AM front end bit 0 = Disable AM front end 1 = Enable AM front end Bit 3: <b>AM_CAL</b> : AM calibration bit 0 = Disable AM calibration(normal operation) 1 = Enable AM calibration(calibrate AM antenna frequency mode) <b>Note:</b> This bit must be set to 1 before measuring the AM antenna frequency Bit 2: <b>nAMEMG</b> : Extra gain AM mixer bit 0 = Extra mixer gain(normal operation) 1 = No extra mixer gain Bit 1-0: <b>FE_SPD[1:0]</b> : AM front end speed bits							




# LV24100LP

## Test Circuit



# LV24100LP

## Application Circuit



- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of November, 2007. Specifications and information herein are subject to change without notice.