

4583 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

REJ03B0009-0300Z Rev.3.00 2004.08.06

DESCRIPTION

The 4583 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 series using a simple, high-speed instruction set. The computer is equipped with four 8-bit timers (each timer has one or two reload registers), a 10-bit A/D converter, interrupts, and oscillation circuit switch function. The various microcomputers in the 4583 Group include variations of the built-in memory type as shown in the table below.

FEATURES

- Timers

Timer 1	8-bit timer with a reload register
Timer 2	8-bit timer with a reload register
Timer 3	8-bit timer with a reload register
Timer 3 8-b	oit timer with two reload registers

- A/D converter 10-bit successive comparison method, 2ch
- Voltage drop detection circuit
- Watchdog timer
- Clock generating circuit (ceramic resonator/RC oscillation/quartz-crystal oscillation/onchip oscillator)
- ●LED drive directly enabled (port D)


APPLICATION

Remote control transmitter

Part number	ROM (PROM) size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
M34583MD-XXXFP	16384 words	384 words	32P6U-A	Mask ROM
M34583EDFP (Note)	16384 words	384 words	32P6U-A	One Time PROM


Note: Shipped in blank.

PIN CONFIGURATION



Pin configuration (top view) (4583 Group)







PERFORMANCE OVERVIEW

	Paramete	r	Function				
Number of basic instructions			149				
Minimum instruction execution time		cution time	0.5 μ s (at 6.0 MHz oscillation frequency, in XIN through-mode)				
Memory sizes ROM			16384 words X 10 bits				
	RAM		384 words X 4 bits				
Input/Output ports	D0-D6 I/O (Input is examined by skip decision)		Seven independent I/O ports; Port D6 is also used as CNTR0, respectively. The output structure is switched by software.				
	P00-P03	I/O	4-bit I/O port; a pull-up function, a key-on wakeup function and output structure can be switched by software.				
	P10-P13	I/O	4-bit I/O port; a pull-up function, a key-on wakeup function and output structure can be switched by software.				
	P20-P22	I/O	3-bit I/O port				
	P30, P31	I/O	2-bit I/O port; ports P30 and P31 are also used as INT0 and INT1, respectively.				
	P60-P63	I/O	4-bit I/O port; ports P60, P61 are also used as AIN0, AIN1, respectively.				
Timers	Timer 1		8-bit timer with a reload register is also used as an event counter.				
			Also, this is equipped with a period/pulse width measurement function.				
	Timer 2		8-bit timer with a reload register.				
	Timer 3		8-bit timer with a reload register is also used as an event counter.				
	Timer 4		8-bit timer with two reload registers and PWM output function.				
A/D converter			10-bit wide X 2 ch, This is equipped with an 8-bit comparator function.				
Interrupt	Sources		7 (two for external, four for timer, one for A/D)				
	Nesting		1 level				
Subroutine nes	sting		8 levels				
Device structu	re		CMOS silicon gate				
Package			32-pin plastic molded LQFP (32P6U-A)				
Operating tem			-20 °C to 85 °C				
Supply voltage	Mask RO	M version	1.8 V to 5.5 V (It depends on operation source clock, oscillation frequency and operating mode.)				
	One Time	PROM version	2.5 V to 5.5 V (It depends on operation source clock, oscillation frequency and operating mode.)				
Power	Active mo	ode	2.8 mA (Ta=25°C, VDD=5V, f(XIN)=6 MHz, f(STCK)=f(XIN), on-chip oscillator stop)				
dissipation			70 μA (Ta=25°C, VDD=5V, f(XIN)=32 kHz, f(STCK)=f(XIN), on-chip oscillator stop)				
(typical value)			150 μA (Ta=25°C, VDD=5V, on-chip oscillator is used, f(STCK)=f(RING), f(XIN) stop)				
	RAM bac	k-up mode	0.1 μ A (Ta=25°C, VDD = 5 V, output transistors in the cut-off state)				





PIN DESCRIPTION

Pin	Name	Input/Output	Function
VDD	Power supply	_	Connected to a plus power supply.
Vss	Ground	_	Connected to a 0 V power supply.
CNVss	CNVss	_	Connect CNVss to Vss and apply "L" (0V) to CNVss certainly.
VDCE	Voltage drop detection circuit enable	Input	This pin is used to operate/stop the voltage drop detection circuit. When "H" level is input to this pin, the circuit starts operating. When "L" level is input to this pin, the circuit stops operating.
RESET	Reset input/output	I/O	An N-channel open-drain I/O pin for a system reset. When the SRST instruction, watchdog timer, the built-in power-on reset or the voltage drop detection circuit causes the system to be reset, the RESET pin outputs "L" level.
XIN	Main clock input	Input	I/O pins of the main clock generating circuit. When using a ceramic resonator, connect it between pins XIN and XOUT. When using a 32 kHz quartz-crystal oscillator, connect it
Хоит	Main clock output	Output	between pins XIN and XOUT. A feedback resistor is built-in between them. When using the RC oscillation, connect a resistor and a capacitor to XIN, and leave XOUT pin open.
D0-D6	I/O port D Input is examined by skip decision.	I/O	Each pin of port D has an independent 1-bit wide I/O function. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port D6 is also used as CNTR0 pin.
P00-P03	I/O port P0	I/O	Port P0 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P0 has a key-on wakeup function and a pull-up function. Both functions can be switched by software.
P10-P13	I/O port P1	I/O	Port P1 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P1 has a key-on wakeup function and a pull-up function. Both functions can be switched by software.
P20-P23	I/O port P2	I/O	Port P2 serves as a 3-bit I/O port. The output structure is N-channel open-drain. For input use, set the latch of the specified bit to "1".
P30, P31	I/O port P3	I/O	Port P3 serves as a 2-bit I/O port. The output structure is N-channel open-drain. For input use, set the latch of the specified bit to "1". Ports P30 and P31 are also used as INT0 pin and INT1 pin, respectively.
P60-P63	I/O port P6	I/O	Port P6 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain. For input use, set the latch of the specified bit to "1". Ports P60, P61 are also used as AINO, AIN1, respectively.
С	Output port C	Output	Port C serves as a 1-bit port. The output structure is CMOS. For input use, set the latch of the specified bit to "1". Port C is also used as CNTR1.
CNTR0, CNTR1	Timer input/output	I/O	CNTR0 pin has the function to input the clock for the timer 1 event counter, and to output the timer 1 or timer 2 underflow signal divided by 2. CNTR1 pin has the function to input the clock for the timer 3 event counter, and to output the PWM signal generated by timer 4.CNTR0 pin and CNTR1 pin are also used as Ports D6 and C, respectively.
INTO, INT1	Interrupt input	Input	INT0 pin and INT1 pin accept external interrupts. They have the key-on wakeup function which can be switched by software. INT0 pin and INT1 pin are also used as Ports P30 and P31, respectively.
AINO, AIN1	Analog input	Input	A/D converter analog input pins. AIN0 pin and AIN1 pin are also used as Ports P60 and P61, respectively.



Notice: This is not a final specification. Some parametric limits are subject to change.

MULTIFUNCTION

Pin	Multifunction	Pin	Multifunction	Pin	Multifunction	Pin	Multifunction
D6	CNTR0	CNTR0	D6	P60	AIN0	AIN0	P60
С	CNTR1	CNTR1	С	P61	AIN1	AIN1	P61
P30	INT0	INT0	P30				
P31	INT1	INT1	P31				

Notes 1: Pins except above have just single function.

- 2: The input/output of P30 and P31 can be used even when INT0 and INT1 are selected.
- 3: The input/output of D6 can be used even when CNTR0 (input) is selected.
- 4: The input of D6 can be used even when CNTR0 (output) is selected.
- 5: The "H" output of C can be used even when CNTR1 (output) is selected.

DEFINITION OF CLOCK AND CYCLE

Operation source clock

The operation source clock is the source clock to operate this product. In this product, the following clocks are used.

- Clock (f(XIN)) by the external ceramic resonator
- Clock (f(XIN)) by the external RC oscillation
- Clock (f(XIN)) by the external input
- Clock (f(RING)) of the on-chip oscillator which is the internal oscillator
- Clock (f(XIN)) by the external quartz-crystal oscillation

System clock (STCK)

The system clock is the basic clock for controlling this product. The system clock is selected by the clock control register MR shown as the table below.

● Instruction clock (INSTCK)

The instruction clock is the basic clock for controlling CPU. The instruction clock (INSTCK) is a signal derived by dividing the system clock (STCK) by 3. The one instruction clock cycle generates the one machine cycle.

Machine cycle

The machine cycle is the standard cycle required to execute the instruction.

Table Selection of system clock

	Registe	er MR		System clock	Operation mode
MR ₃	MR2	MR1	MR ₀		
0	0	0	0	f(STCK) = f(XIN)	XIN through mode
		×	1	f(STCK) = f(RING)	Ring through mode
0	1	0	0	f(STCK) = f(XIN)/2	XIN divided by 2 mode
		×	1	f(STCK) = f(RING)/2	Ring divided by 2 mode
1	0	0	0	f(STCK) = f(XIN)/4	XIN divided by 4 mode
		×	1	f(STCK) = f(RING)/4	Ring divided by 4 mode
1	1	0	0	f(STCK) = f(XIN)/8	XIN divided by 8 mode
		×	1	f(STCK) = f(RING)/8	Ring divided by 8 mode

X: 0 or 1

Note: The f(RING)/8 is selected after system is released from reset. When on-chip oscillator clock is selected for main clock, set the on-chip oscillator to be operating state.



PRELIMINARY

Port	Pin	Input	Output structure	I/O	Control	Control	Remark
		Output	•	unit	instructions	registers	
Port D	D0-D5	I/O	N-channel open-drain/	1	SD, RD	FR1, FR2	Output structure selection
	D6/CNTR0	(7)	CMOS		SZD	W6	function (programmable)
					CLD		
Port P0	P00-P03	I/O	N-channel open-drain/	4	OP0A	FR0	Built-in programmable pull-up
		(4)	CMOS		IAP0	PU0	functions, key-on wakeup
						K0, K1	functions and output structure
D 1 D 4	D4. D4.	1/0	N. da a sala a sa da		ODAA	ED.	selection functions
Port P1	P10-P13	I/O	N-channel open-drain/	4	OP1A	FR0	Built-in programmable pull-up
		(4)	CMOS		IAP1	PU1	functions, key-on wakeup
						K0	functions and output structure
D DO	Do- Do- Do-	1/0	N. dan and an analysis		OP2A		selection functions
Port P2	P20, P21, P22	I/O (3)	N-channel open-drain	3	IAP2		O'
Port P3	P30/INT0, P31/INT1	I/O	N-channel open-drain	2	OP3A	l1, l2	
1 011 1 3	1 30/11410, 1 31/11411	(2)	TV chamic open drain		IAP3	K2	
Port P6	P60/AIN0, P61/AIN1,	I/O	N-channel open-drain	4	OP6A	Q2	
. 0 0	P62, P63	(4)	Tr chamier open drain	_	IAP6	Q1	
Port C			CMOS	1		W4	
		(1)		C	RCP		
		(1)	CMOS	C	RCP		





CONNECTIONS OF UNUSED PINS

Pin	Connection	Usage condition				
XIN	Open.	Internal oscillator is selected.	(Note 1)			
Xout	Open.	Internal oscillator is selected.	(Note 1)			
		RC oscillator is selected.	(Note 2)			
		External clock input is selected for main clock.	(Note 3)			
D0-D5	Open.					
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)			
D6/CNTR0	Open.	CNTR0 input is not selected for timer 1 count source.				
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 4)			
C/CNTR1	Open.	CNTR1 input is not selected for timer 3 count source.				
P00-P03	Open.	The key-on wakeup function is not selected.	(Note 6)			
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 5)			
		The pull-up function is not selected.	(Note 4)			
		The key-on wakeup function is not selected.	(Note 6)			
P10-P13	Open.	The key-on wakeup function is not selected.	(Note 7)			
	Connect to Vss.	N-channel open-drain is selected for the output structure.	(Note 5)			
		The pull-up function is not selected.	(Note 4)			
		The key-on wakeup function is not selected.	(Note 7)			
P20	Open.					
	Connect to Vss.					
P21	Open.					
	Connect to Vss.					
P22	Open.					
	Connect to Vss.					
P30/INT0	Open.	"0" is set to output latch.				
	Connect to Vss.					
P31/INT1	Open.	"0" is set to output latch.				
	Connect to Vss.					
P32, P33	Open.					
	Connect to Vss.					
P60/AIN0, P61/AIN1	Open.					
P62, P63	Connect to Vss.					

Notes 1: After system is released from reset, the internal oscillation (on-chip oscillator) is selected for system clock (RG0=0, MR0=1).


- 2: When the CRCK instruction is executed, the RC oscillation circuit becomes valid. Be careful that the swich of system clock is not executed at oscillation start only by the CRCK instruction execution.
 - In order to start oscillation, setting the main clock f(XIN) oscillation to be valid (MR1=0) is required. (If necessary, generate the oscillation stabilizing wait time by software.)
 - Also, when the main clock (f(XIN)) is selected as system clock, set the main clock f(XIN) oscillation (MR1=0) to be valid, and select main clock f(XIN) (MR0=0). Be careful that the switch of system clock cannot be executed at the same time when main clock oscillation is started.
- 3: In order to use the external clock input for the main clock f(XIN), select the ceramic resonance by executing the CMCK instruction at the beggining of software, and then set the main clock (f(XIN)) oscillation to be valid (MR1=0). Until the main clock (f(XIN)) oscillation becomes valid (MR1=0) after ceramic resonance becomes valid, XIN pin is fixed to "H". When an external clock is used, insert a 1 $k\Omega$ resistor to XIN pin in series for limits of current.
- 4: Be sure to select the output structure of ports Do-D5 and the pull-up function of P0o-P03 and P1o-P13 with every one port. Set the corresponding bits of registers for each port.
- 5: Be sure to select the output structure of ports P00-P03 and P10-P13 with every two ports. If only one of the two pins is used, leave another one open.
- 6: The key-on wakeup function is selected with every two bits. When only one of key-on wakeup function is used, considering that the value of key-on wake-up control register K1, set the unused 1-bit to "H" input (turn pull-up transistor ON and open) or "L" input (connect to Vss, or open and set the
- 7: The key-on wakeup function is selected with every two bits. When one of key-on wakeup function is used, turn pull-up transistor of unused one ON and open.

(Note when connecting to Vss and VDD)


• Connect the unused pins to Vss and VDD using the thickest wire at the shortest distance against noise.




PORT BLOCK DIAGRAMS




Port block diagram (1)




Port block diagram (2)




Port block diagram (3)




Port block diagram (4)



Port block diagram (5)



Port block diagram (6)



Port block diagram (7)

FUNCTION BLOCK OPERATIONS CPU

(1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4-bit data addition, comparison, AND operation, OR operation, and bit manipulation.

(2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both An instruction and AM instruction. The value of Ao is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

(3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A.

Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

Register E is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.

(4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed. Also, when the TABP p instruction is executed, the high-order 2 bits of the reference data in ROM is stored to the low-order 2 bits of register D, and the contents of the high-order 1 bit of register D is "0". (Figure 4).

Register D is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.




Fig. 1 AMC instruction execution example




Fig. 2 RAR instruction execution example




Fig. 3 Registers A, B and register E




Fig. 4 TABP p instruction execution example



(5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- · performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.

The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.

Figure 5 shows the stack registers (SKs) structure.


Figure 6 shows the example of operation at subroutine call.

(6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine. Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

(7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.



returning from RAM back-up mode. It points "0" by executing the first **BM** instruction, and the contents of program counter is stored in SKo. When the **BM** instruction is executed after eight stack registers are used ((SP) = 7), (SP) = 0 and the contents of SKo is destroyed.

Fig. 5 Stack registers (SKs) structure




Fig. 6 Example of operation at subroutine call

(8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).

Make sure that the PCH does not specify after the last page of the built-in ROM.

(9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers Z, X, and Y. Register Z specifies a RAM file group, register X specifies a file, and register Y specifies a RAM digit (Figure 8).

Register Y is also used to specify the port D bit position.

When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).

• Note

Register Z of data pointer is undefined after system is released from reset

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.




Fig. 7 Program counter (PC) structure




Fig. 8 Data pointer (DP) structure




Fig. 9 SD instruction execution example

PROGRAM MEMORY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 10 shows the ROM map of M34583MD/ED.

Table 1 ROM size and pages

Part number	ROM (PROM) size (X 10 bits)	Pages	
M34583MD	16384 words	128 (0 to 127)	
M34583ED	16384 words	128 (0 to 127)	

Note: Data in pages 64 to 127 can be referred with the TABP p instruction after the SBK instruction is executed.

Data in pages 0 to 63 can be referred with the TABP p instruction after the RBK instruction is executed.

A part of page 1 (addresses 008016 to 00FF16) is reserved for interrupt addresses (Figure 11). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.

Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern (bits 9 to 0) of all addresses can be used as data areas with the TABP p instruction.




Fig. 10 ROM map of M34583MD/ED




Fig. 11 Page 1 (addresses 008016 to 00FF16) structure

DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers Z, X, and Y. Set a value to the data pointer certainly when executing an instruction to access RAM (also, set a value after system returns from RAM back-up). Table 2 shows the RAM size. Figure 12 shows the RAM map.

• Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.

Table 2 RAM size

Part number	RAM size
M34583MD/ED	384 words X 4 bits (1536 bits)




Fig. 12 RAM map

INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

- An interrupt activated condition is satisfied (request flag = "1")
- Interrupt enable bit is enabled ("1")
- Interrupt enable flag is enabled (INTE = "1")

Table 3 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

(1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the EI instruction and disabled when INTE flag is cleared to "0" with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the EI instruction is executed.

(2) Interrupt enable bit

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt or skip instruction.

Table 4 shows the interrupt request flag, interrupt enable bit and skip instruction.

Table 5 shows the interrupt enable bit function.

(3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag is cleared to "0" when either;

- an interrupt occurs, or
- the next instruction is skipped with a skip instruction.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.

Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.

If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

Table 3 Interrupt sources

Table 5 In	terrupt sources		
Priority level	Interrupt name	Activated condition	Interrupt address
1	External 0 interrupt	Level change of INT0 pin	Address 0 in page 1
2	External 1 interrupt	Level change of INT1 pin	Address 2 in page 1
3	Timer 1 interrupt	Timer 1 underflow	Address 4 in page 1
4	Timer 2 interrupt	Timer 2 underflow	Address 6 in page 1
5	Timer 3 interrupt	Timer 3 underflow	Address 8 in page 1
6	Timer 4 interrupt	Timer 4 underflow	Address A in page 1
7	A/D interrupt	Completion of A/D conversion	Address C in page 1

Table 4 Interrupt request flag, interrupt enable bit and skip instruction

Struction	*		
Interrupt name	Interrupt request flag	Skip instruction	Interrupt enable bit
External 0 interrupt	EXF0	SNZ0	V10
External 1 interrupt	EXF1	SNZ1	V11
Timer 1 interrupt	T1F	SNZT1	V12
Timer 2 interrupt	T2F	SNZT2	V13
Timer 3 interrupt	T3F	SNZT3	V20
Timer 4 interrupt	T4F	SNZT4	V21
A/D interrupt	ADF	SNZAD	V22

Table 5 Interrupt enable bit function

Interrupt enable bit	Occurrence of interrupt	Skip instruction
1	Enabled	Invalid
0	Disabled	Valid



(4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 14).

- Program counter (PC)
 An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).
- Interrupt enable flag (INTE)
 INTE flag is cleared to "0" so that interrupts are disabled.
- Interrupt request flag
 Only the request flag for the current interrupt source is cleared to "0."
- Data pointer, carry flag, skip flag, registers A and B
 The contents of these registers and flags are stored automatically in the interrupt stack register (SDP).

(5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address.

Use the RTI instruction to return from an interrupt service routine. Interrupt enabled by executing the EI instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the EI instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 13)




Fig. 13 Program example of interrupt processing




Fig. 14 Internal state when interrupt occurs





Fig. 15 Interrupt system diagram



(6) Interrupt control registers

Interrupt control register V1
 Interrupt enable bits of external 0, external 1, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V1 to register A.

Interrupt control register V2
 The timer 3, timer 4 and A/D interrupt enable bit is assigned to register V2. Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be used to transfer the contents of register V2 to register A.

Table 6 Interrupt control registers

Interrupt control register V1		at reset : 00002		at RAM back-up : 00002	R/W TAV1/TV1A
V13	V13 Timer 2 interrupt enable bit		Interrupt disabled	(SNZT2 instruction is valid)	
V 13	Timer 2 interrupt enable bit	1	Interrupt enabled (SNZT2 instruction is invalid)	
V12	Timor 1 interrupt anable bit	0	Interrupt disabled	(SNZT1 instruction is valid)	
V 12	Timer 1 interrupt enable bit	1	Interrupt enabled (SNZT1 instruction is invalid)	
V11	External 1 interrupt enable hit	0	Interrupt disabled	(SNZ1 instruction is valid)	
VII	External 1 interrupt enable bit	1	Interrupt enabled (SNZ1 instruction is invalid)	
V10	External 0 interrupt enable bit	0	Interrupt disabled	(SNZ0 instruction is valid)	
V 10	External o interrupt eriable bit	1	Interrupt enabled (SNZ0 instruction is invalid)	

	Interrupt control register V2	at reset : 00002		at RAM back-up : 00002	R/W TAV2/TV2A
V23	Not used	0	This bit has no fun	ction, but read/write is enabled.	
\/Os	V22 A/D interrupt enable bit	0	Interrupt disabled (SNZAD instruction is valid)		
V Z2		1	Interrupt enabled (SNZAD instruction is invalid)	
\/O.	Timer 4 interrupt enable bit	0	Interrupt disabled ((SNZT4 instruction is valid)	
V21	Timer 4 interrupt enable bit	1	Interrupt enabled (SNZT4 instruction is invalid)	
1/20	Timer 3 interrupt enable bit	0	Interrupt disabled ((SNZT3 instruction is valid)	
V20	Timer 3 interrupt enable bit	1	Interrupt enabled (SNZT3 instruction is invalid)	

Note: "R" represents read enabled, and "W" represents write enabled.

(7) Interrupt sequence

Interrupts only occur when the respective INTE flag, interrupt enable bits (V10–V13, V20–V23), and interrupt request flag are "1." The interrupt actually occurs 2 to 3 machine cycles after the cycle in which all three conditions are satisfied. The interrupt occurs after 3 machine cycles only when the three interrupt conditions are satisfied on execution of other than one-cycle instructions (Refer to Figure 16).






Fig. 16 Interrupt sequence

EXTERNAL INTERRUPTS

The 4583 Group has the external 0 interrupt and external 1 interrupt.

An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection).

The external interrupt can be controlled with the interrupt control registers I1 and I2.

Table 7 External interrupt activated conditions

Name	Input pin	Activated condition	Valid waveform selection bit
External 0 interrupt	P30/INT0	When the next waveform is input to P30/INT0 pin	I1 1
		Falling waveform ("H"→"L")	l12
		Rising waveform ("L"→"H")	
		Both rising and falling waveforms	
External 1 interrupt	P31/INT1	When the next waveform is input to P31/INT1 pin	I21
		Falling waveform ("H"→"L")	122
		Rising waveform ("L"→"H")	
		Both rising and falling waveforms	




Fig. 17 External interrupt circuit structure

(1) External 0 interrupt request flag (EXF0)

External 0 interrupt request flag (EXF0) is set to "1" when a valid waveform is input to P30/INT0 pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF0 flag can be examined with the skip instruction (SNZ0). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

- External 0 interrupt activated condition
 - External 0 interrupt activated condition is satisfied when a valid waveform is input to P3o/INT0 pin.
 - The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 0 interrupt is as follows.
- ① Set the bit 3 of register I1 to "1" for the INT0 pin to be in the input enabled state.
- 2 Select the valid waveform with the bits 1 and 2 of register I1.
- ③ Clear the EXF0 flag to "0" with the SNZ0 instruction.
- Set the NOP instruction for the case when a skip is performed
 with the SNZ0 instruction.
- Set both the external 0 interrupt enable bit (V10) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid waveform is input to the P30/INT0 pin, the EXF0 flag is set to "1" and the external 0 interrupt occurs.

(2) External 1 interrupt request flag (EXF1)

External 1 interrupt request flag (EXF1) is set to "1" when a valid waveform is input to P31/INT1 pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF1 flag can be examined with the skip instruction (SNZ1). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF1 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

- External 1 interrupt activated condition
- External 1 interrupt activated condition is satisfied when a valid waveform is input to P31/INT1 pin.
- The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 1 interrupt is as follows.
- ① Set the bit 3 of register I2 to "1" for the INT1 pin to be in the input enabled state.
- 2 Select the valid waveform with the bits 1 and 2 of register I2.
- 3 Clear the EXF1 flag to "0" with the SNZ1 instruction.
- Set the NOP instruction for the case when a skip is performed
 with the SNZ1 instruction.
- Set both the external 1 interrupt enable bit (V11) and the INTE flag to "1."

The external 1 interrupt is now enabled. Now when a valid waveform is input to the P31/INT1 pin, the EXF1 flag is set to "1" and the external 1 interrupt occurs.



(3) External interrupt control registers

• Interrupt control register I1

Register I1 controls the valid waveform for the external 0 interrupt. Set the contents of this register through register A with the TI1A instruction. The TAI1 instruction can be used to transfer the contents of register I1 to register A.

• Interrupt control register I2

Register I2 controls the valid waveform for the external 1 interrupt. Set the contents of this register through register A with the TI2A instruction. The TAI2 instruction can be used to transfer the contents of register I2 to register A.

Table 8 External interrupt control register

	Interrupt control register I1		reset : 00002	at RAM back-up : state retained	R/W TAI1/TI1A
l13	INTO pin input control bit	0	INT0 pin input disa	abled	
113	INTO piri iriput control bit	1	INT0 pin input ena	bled	
l12	Interrupt valid waveform for INT0 pin/	0	Falling waveform/"L" level ("L" level is recognized with the SNZIO instruction)		
112	return level selection bit	1	Rising waveform/"H" level ("H" level is recognized with the SNZI0 instruction)		
l1 ₁	INT0 pin edge detection circuit control bit	0	One-sided edge detected		
111	in to pin eage detection circuit control bit	1	Both edges detected		
I10	INT0 pin Timer 1 count start synchronous	0	Timer 1 count start	t synchronous circuit not selected	
110	circuit selection bit	1	Timer 1 count start synchronous circuit selected		

	Interrupt control register I2		reset: 00002	at RAM back-up : state retained	R/W TAI2/TI2A
123	INT1 pin input control bit (Note 2)	0	INT1 pin input disa	bled	
123	in i i pin input control bit (Note 2)	1	INT1 pin input ena	bled	
122	Interrupt valid waveform for INT1 pin/ return level selection bit (Note 2)	0	instruction)	L" level ("L" level is recognized with H" level ("H" level is recognized with	
I21	INT1 pin edge detection circuit control bit	0	One-sided edge de		
	1 3		Both edges detected	ed	
120	INT1 pin Timer 3 count start synchronous	0	Timer 3 count start	synchronous circuit not selected	
120	circuit selection bit	1	Timer 3 count start synchronous circuit selected		

Notes 1: "R" represents read enabled, and "W" represents write enabled.



^{2:} When the contents of I12, I13 I22 and I23 are changed, the external interrupt request flag (EXF0, EXF1) may be set.

(4) Notes on External 0 interrupt

① Note [1] on bit 3 of register I1

When the input of the INTO pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

Depending on the input state of the P30/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 18 ①) and then, change the bit 3 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 18 ②).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 18 ③).




Fig. 18 External 0 interrupt program example-1

- ② Note [2] on bit 3 of register I1
 - When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT0 pin is disabled, be careful about the following notes.
- When the input of INT0 pin is disabled (register I13 = "0"), set the key-on wakeup function to be invalid (register K20 = "0") before system enters to the RAM back-up mode. (refer to Figure 19①).

```
LA 0 ; (XXX02)
TK2A ; Input of INT0 key-on wakeup invalid .. ①
DI
EPOF
POF ; RAM back-up

X: these bits are not used here.
```

Fig. 19 External 0 interrupt program example-2

3 Note on bit 2 of register I1

When the interrupt valid waveform of the P30/INT0 pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

Depending on the input state of the P30/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 20①) and then, change the bit 2 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 20@).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 20[®]).




Fig. 20 External 0 interrupt program example-3

(5) Notes on External 1 interrupt

① Note [1] on bit 3 of register I2

When the input of the INT1 pin is controlled with the bit 3 of register I2 in software, be careful about the following notes.

• Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 3 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 21①) and then, change the bit 3 of register I2.

In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 21®).

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 21③).

```
LA
            ; (XX0X2)
TV1A
            ; The SNZ1 instruction is valid ...... ①
LA
            ; (1XXX2)
TI2A
            ; Control of INT1 pin input is changed
NOP
            SNZ1
            ; The SNZ1 instruction is executed
            (EXF1 flag cleared)
NOP
   :
  X: these bits are not used here.
```

Fig. 21 External 1 interrupt program example-1

- 2 Note [2] on bit 3 of register I2
 - When the bit 3 of register I2 is cleared to "0", the RAM back-up mode is selected and the input of INT1 pin is disabled, be careful about the following notes.
- When the input of INT1 pin is disabled (register I23 = "0"), set the key-on wakeup function to be invalid (register K22 = "0") before system enters to the RAM back-up mode. (refer to Figure 22①).

```
LA 0 ; (X0XX2)

TK2A ; Input of INT1 key-on wakeup invalid .. ①

DI

EPOF

POF ; RAM back-up

X: these bits are not used here.
```

Fig. 22 External 1 interrupt program example-2

- 3 Note on bit 2 of register I2
- When the interrupt valid waveform of the P31/INT1 pin is changed with the bit 2 of register I2 in software, be careful about the following notes.
- Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 2 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 23①) and then, change the bit 2 of register I2.

In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 23[®]).

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 23³).




Fig. 23 External 1 interrupt program example-3

TIMERS

The 4583 Group has the following timers.

· Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n. When it underflows (count to n + 1), a timer interrupt request flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).

• Fixed dividing frequency timer The fixed dividing frequency timer has the fixed frequency dividing ratio (n). An interrupt request flag is set to "1" after every n count of a count pulse.




Fig. 24 Auto-reload function

The 4583 Group timer consists of the following circuits.

- Prescaler : 8-bit programmable timer
- Timer 1 : 8-bit programmable timer
- Timer 2: 8-bit programmable timer
- Timer 3: 8-bit programmable timer
- Timer 4: 8-bit programmable timer
- · Watchdog timer: 16-bit fixed dividing frequency timer (Timers 1, 2, 3, and 4 have the interrupt function, respectively)

Prescaler and timers 1, 2, 3, and 4 can be controlled with the timer control registers PA, W1 to W6. The watchdog timer is a free counter which is not controlled with the control register. Each function is described below.



Circuit	Structure	Count source	Frequency dividing ratio	Use of output signal	Control register
Prescaler	8-bit programmable	Instruction clock (INSTCK)	1 to 256	Timer 1, 2, 3, amd 4 count sources	PA
	binary down counter				
Timer 1	8-bit programmable	• Instruction clock (INSTCK)	1 to 256	Timer 2 count source	W1
	binary down counter	Prescaler output (ORCLK)		CNTR0 output	W2
	(link to INT0 input)	• XIN input		Timer 1 interrupt	W5
	(period/pulse width	CNTR0 input			
	measurement function)	·			
Timer 2	8-bit programmable	System clock (STCK)	1 to 256	Timer 3 count source	W2
	binary down counter	Prescaler output (ORCLK)		CNTR0 output	
		Timer 1 underflow		Timer 2 interrupt	
		(T1UDF)		. (1)	
		• PWM output (PWMOUT)			
Timer 3	8-bit programmable	PWM output (PWMOUT)	1 to 256	CNTR1 output control	W3
	binary down counter	Prescaler output (ORCLK)		Timer 3 interrupt	
	(link to INT1 input)	• Timer 2 underflow			
	(mint to intra imput)	(T2UDF)		30	
		• CNTR1 input			
Timer 4	8-bit programmable	• XIN input	1 to 256	• Timer 2, 3 count source	W4
	binary down counter	Prescaler output (ORCLK)	1 10 200	• CNTR1 output	***
	(PWM output function)	1 resource output (OrtOErt)		Timer 4 interrupt	
Watchdog	16-bit fixed dividing	Instruction clock (INSTCK)	65534	System reset (count twice)	
timer	frequency	I III III II III III III III III III I	03334	WDF flag decision	
umei	rrequericy			WDF flag decision	
		annour			
		ann			
		O .			
		•			






Fig. 25 Timer structure (1)




Fig. 26 Timer structure (2)

Table 10 Timer related registers

		Timer control register PA	at reset : 02		at RAM back-up : 02	W TPAA
Ī	PA ₀	Prescaler control bit	0	Stop (state initialize	ed)	
1	1 70		1	Operating		

Timer control register W1		at reset : 00002		reset: 00002	at RAM back-up : state retained	R/W TAW1/TW1A	
W13	Timer 1 count auto-stop circuit selection	(0	Timer 1 count auto	-stop circuit not selected		
**15	bit (Note 2)		1	Timer 1 count auto	-stop circuit selected		
W12	W/10 T)	Stop (state retained)			
VV 12	Timer 1 control bit		1	Operating			
		W11	W10		Count source		
W11		0	0	Instruction clock (II	NSTCK)		
	Timer 1 count source selection bits	0	1	Prescaler output (0	DRCLK)		
W10		1	0	XIN input			
		1	1	CNTR0 input			
	•	•			40		

	Timer control register W2		at	reset : 00002 at RAM back-up : state retained R/W TAW2/TW2A		
W23	CNTR0 output signal selection bit	(0	Timer 1 underflow signal divided by 2 output		
1125	Civi No output signal selection bit	1		Timer 2 underflow signal divided by 2 output		
W22	W22 Timer 2 control bit)	Stop (state retained)		
VVZZ	Timer 2 control bit	1 Operating		Operating		
1110		W21	W20	Count source		
W21		0	0	System clock (STCK)		
	Timer 2 count source selection bits	0	1	Prescaler output (ORCLK)		
W20		1	0	Timer 1 underflow signal (T1UDF)		
	1	1	1	PWM signal (PWMOUT)		

	Timer control register W3			reset: 00002	at RAM back-up : state retained	R/W TAW3/TW3A
W33	Timer 3 count auto-stop circuit selection	-	0 Timer 3 count auto-stop circuit not selected			
VV05	bit (Note 3)		1	Timer 3 count auto-	stop circuit selected	
W32	W32 Thomas Connecticity		0	Stop (state retained)		
VV32	Timer 3 control bit		1	Operating		
1440		W31	W30		Count source	
W31	Times 2 sound sounds aslessing hits	0	0	PWM signal (PWMOUT)		
	Timer 3 count source selection bits (Note 4)	0	1	Prescaler output (O	RCLK)	·
W30		1	0	Timer 2 underflow s	ignal (T2UDF)	
			1	CNTR1 input		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

- 2: This function is valid only when the timer 1 count start synchronous circuit is selected (I10="1").
- 3: This function is valid only when the timer 3 count start synchronous circuit is selected (I20="1").
- 4: The port C output is invalid when CNTR1 output is selected for the timer 3 count source.



	Timer control register W4		reset: 00002	at RAM back-up : 00002	R/W
					TAW4/TW4A
W43	W/40 CNTD4 min autmut control hit		CNTR1 output inva	alid	
VV+3	W43 CNTR1 pin output control bit	1	CNTR1 output vali		
W42	PWM signal	0	PWM signal "H" interval expansion function invalid		
VV42	"H" interval expansion function control bit	1	PWM signal "H" interval expansion function valid		
W41	Times 4 control bit	0	Stop (state retaine	d)	
VV41	Timer 4 control bit	1	Operating		
W40	Timer 4 count course colection bit	0	XIN input		
vv40	Timer 4 count source selection bit	1	Prescaler output (0	ORCLK) divided by 2	

Timer control register W5			at	reset : 00002	at RAM back-up : state retained	R/W TAW5/TW5A
W53	Not used)	This bit has no function, but read/write is enabled.		
		1				
W52	Period measurement circuit control bit	0		Stop		
		1		Operating		
W51	Signal for period measurement selection bits	W51	W50	Count source		
		0	0	On-chip oscillator (f(RING/16))	
		0	1	CNTR ₀ pin input		
W50		1	0	INT0 pin input	•	
			1	Not available		

Timer control register W6			at reset : 00002			at RAM back-up : state retained	R/W TAW6/TW6A	
W63	CNTR1 pin input count edge selection bit		0	A.	Falling edge			
			1		Rising edge			
W62	CNTR0 pin input count edge selection bit	_	0	3	Falling edge			
			1		Rising edge			
W61	CNTR1 output auto-control circuit	_			CNTR1 output auto-control circuit not selected			
	selection bit				CNTR1 output auto-control circuit selected			
W60	D6/CNTR0 pin function selection bit	0			D6 (I/O) / CNTR0 (input)			
			1		CNTR0 (I/O) /D6 (input)			

Note: "R" represents read enabled, and "W" represents write enabled.



(1) Timer control registers

· Timer control register PA

Register PA controls the count operation of prescaler. Set the contents of this register through register A with the TPAA instruc-

· Timer control register W1

Register W1 controls the selection of timer 1 count auto-stop circuit, and the count operation and count source of timer 1. Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A.

Timer control register W2

Register W2 controls the selection of CNTR0 output, and the count operation and count source of timer 2. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A.

· Timer control register W3

Register W3 controls the selection of the count operation and count source of timer 3 count auto-stop circuit. Set the contents of this register through register A with the TW3A instruction. The TAW3 instruction can be used to transfer the contents of register W3 to register A.

· Timer control register W4

Register W4 controls the CNTR1 output, the expansion of "H" interval of PWM output, and the count operation and count source of timer 4. Set the contents of this register through register A with the TW4A instruction. The TAW4 instruction can be used to transfer the contents of register W4 to register A.

• Timer control register W5

Register W5 controls the period measurement circuit and target signal for period measurement. Set the contents of this register through register A with the TW5A instruction. The TAW5 instruction can be used to transfer the contents of register W5 to register A.

Timer control register W6

Register W6 controls the count edges of CNTR0 pin and CNTR1 pin, selection of CNTR1 output auto-control circuit and the D6/ CNTR0 pin function. Set the contents of this register through register A with the TW6A instruction. The TAW6 instruction can be used to transfer the contents of register W6 to register A..

(2) Prescaler

Prescaler is an 8-bit binary down counter with the prescaler reload register PRS. Data can be set simultaneously in prescaler and the reload register RPS with the TPSAB instruction. Data can be read from reload register RPS with the TABPS instruction.

Stop counting and then execute the TPSAB or TABPS instruction to read or set prescaler data.

Prescaler starts counting after the following process;

① set data in prescaler, and

2 set the bit 0 of register PA to "1."

When a value set in reload register RPS is n, prescaler divides the count source signal by n + 1 (n = 0 to 255).

Count source for prescaler is the instruction clock (INSTCK).

Once count is started, when prescaler underflows (the next count pulse is input after the contents of prescaler becomes "0"), new data is loaded from reload register RPS, and count continues (auto-reload function).

The output signal (ORCLK) of prescaler can be used for timer 1, 2, 3, and 4 count sources.

(3) Timer 1 (interrupt function)

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1). Data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction. Data can be written to reload register (R1) with the TR1AB instruction. Data can be read from timer 1 with the TAB1 instruction.

Stop counting and then execute the T1AB or TAB1 instruction to read or set timer 1 data.

When executing the TR1AB instruction to set data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

Timer 1 starts counting after the following process;

① set data in timer 1

2 set count source by bits 0 and 1 of register W1, and

3 set the bit 2 of register W1 to "1."

When a value set in reload register R1 is n, timer 1 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 interrupt request flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

INTO pin input can be used as the start trigger for timer 1 count operation by setting the bit 0 of register I1 to "1."

Also, in this time, the auto-stop function by timer 1 underflow can be performed by setting the bit 3 of register W1 to "1."

Timer 1 underflow signal divided by 2 can be output from CNTR0 pin by clearing bit 3 of register W2 to "0" and setting bit 0 of register W6 to "1".

The period measurement circuit starts operating by setting bit 2 of register W5 to "1" and timer 1 is used to count the one-period of the target signal for the period measurement. In this time, the timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.



(4) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary down counter with the timer 2 reload register (R2). Data can be set simultaneously in timer 2 and the reload register (R2) with the T2AB instruction. Data can be read from timer 2 with the TAB2 instruction. Stop counting and then execute the T2AB or TAB2 instruction to read or set timer 2 data.

Timer 2 starts counting after the following process;

- 1) set data in timer 2.
- 2 select the count source with the bits 0 and 1 of register W2, and
- 3 set the bit 2 of register W2 to "1."

When a value set in reload register R2 is n, timer 2 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2, and count continues (auto-reload function).

Timer 2 underflow signal divided by 2 can be output from CNTR0 pin by setting bit 3 of register W2 to "1" and setting bit 0 of register W6 to "1".

(5) Timer 3 (interrupt function)

Timer 3 is an 8-bit binary down counter with the timer 3 reload register (R3). Data can be set simultaneously in timer 3 and the reload register (R3) with the T3AB instruction. Data can be written to reload register (R3) with the TR3AB instruction. Data can be read from timer 3 with the TAB3 instruction.

Stop counting and then execute the T3AB or TAB3 instruction to read or set timer 3 data.

When executing the TR3AB instruction to set data to reload register R3 while timer 3 is operating, avoid a timing when timer 3 underflows.

Timer 3 starts counting after the following process;

- ① set data in timer 3
- 2 set count source by bits 0 and 1 of register W3, and
- 3 set the bit 2 of register W3 to "1."

When a value set in reload register R3 is n, timer 3 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 3 underflows (the next count pulse is input after the contents of timer 3 becomes "0"), the timer 3 interrupt request flag (T3F) is set to "1," new data is loaded from reload register R3, and count continues (auto-reload function).

INT1 pin input can be used as the start trigger for timer 3 count operation by setting the bit 0 of register I2 to "1."

Also, in this time, the auto-stop function by timer 3 underflow can be performed by setting the bit 3 of register W3 to "1."

(6) Timer 4 (interrupt function)

Timer 4 is an 8-bit binary down counter with two timer 4 reload registers (R4L, R4H). Data can be set simultaneously in timer 4 and the reload register R4L with the T4AB instruction. Data can be set in the reload register R4H with the T4HAB instruction. The contents of reload register R4L set with the T4AB instruction can be set to timer 4 again with the T4R4L instruction. Data can be read from timer 4 with the TAB4 instruction.

Stop counting and then execute the T4AB or TAB4 instruction to read or set timer 4 data.

When executing the T4HAB instruction to set data to reload register R4H while timer 4 is operating, avoid a timing when timer 4 underflows

Timer 4 starts counting after the following process;

- 1 set data in timer 4
- 2 set count source by bit 0 of register W4, and
- 3 set the bit 1 of register W4 to "1."

When a value set in reload register R4L is n, timer 4 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 4 underflows (the next count pulse is input after the contents of timer 4 becomes "0"), the timer 4 interrupt request flag (T4F) is set to "1," new data is loaded from reload register R4L, and count continues (auto-reload function).

The PWM signal generated by timer 4 can be output from CNTR1 pin by setting bit 3 of the timer control register W4 to "1".

Timer 4 can control the PWM output to CNTR1 pin with timer 3 by setting bit 1 of the timer control register W6 to "1".



Notice: This is not a final specification. Some parametric limits are subject to change.

(7) Period measurement function (Timer 1, period measurement circuit)

Timer 1 has the period measurement circuit which performs timer count operation synchronizing with the one cycle of the signal divided by 16 of an on-chip oscillator, D6/CNTR0 pin input, or P30/INT0 pin input (one cycle, "H", or "L" pulse width at the case of a P30/INT0 pin input).

When the target signal for period measurement is set by bits 0 and 1 of register W5, a period measurement circuit is started by setting the bit 2 of register W5 to "1".

Then, if a XIN input is set as the count source of a timer 1 and the bit 2 of register W1 is set to "1", timer 1 starts operation.

Timer 1 starts operation synchronizing with the falling edge of the target signal for period measurement, and stops count operation synchronizing with the next falling edge (one-period generation circuit).

When selecting D6/CNTR0 pin input as target signal for period measurement, the period measurement synchronous edge can be changed into a rising edge by setting the bit 2 of register W6 to "1".

When selecting P30/INT0 pin input as target signal for period measurement, period measurement synchronous edge can be changed into a rising edge by setting the bit 2 of register I1 to "1". A timer 1 interrupt request flag (T1F) is set to "1" after completing measurement operation.

When a period measurement circuit is set to be operating, timer 1 interrupt request flag (T1F) is not set by timer 1 underflow signal, but turns into a flag which detects the completion of period measurement.

In addition, a timer 1 underflow signal can be used as timer 2 count source.

Once period measurement operation is completed, even if period measurement valid edge is input next, timer 1 is in a stop state and measurement data is held.

When a period measurement circuit is used again, stop a period measurement circuit at once by setting the bit 2 of register W5 to "0", and change a period measurement circuit into a state of operation by setting the bit 2 of register W5 to "1" again.

When a period measurement circuit is used, clear bit 0 of register I1 to "0", and set a timer 1 count start synchronous circuit to be "not selected".

Start timer operation immediately after operation of a period measurement circuit is started.

When the target edge for measurement is input until timer operation is started from the operation of period measurement circuit is started, the count operation is not executed until the timer operation becomes valid. Accordingly, be careful of count data.

When data is read from timer, stop the timer and clear bit 2 of register W5 to "0" to stop the period measurement circuit, and then execute the data read instruction.

Depending on the state of timer 1, the timer 1 interrupt request flag (T1F) may be set to "1" when the period measurement circuit is stopped by clearing bit 2 of register W5 to "0". In order to avoid the occurrence of an unexpected interrupt, clear the bit 2 of register V1 to "0" (refer to Figure 27①) and then, stop the bit 2 of register W5 to "0" to stop the period measurement circuit.

In addition, execute the SNZT1 instruction to clear the T1F flag after executing at least one instruction (refer to Figure 27②). Also, set the NOP instruction for the case when a skip is performed with the SNZT1 instruction (refer to Figure 27③).




Fig. 27 Period measurement circuit program example

When a period measurement circuit is used, select the sufficiently higher-speed frequency than the signal for measurement for the count source of a timer 1.

When the target signal for period measurement is D6/CNTR0 pin input, do not select D6/CNTR0 pin input as timer 1 count source. (The XIN input is recommended as timer 1 count source at the time of period measurement circuit use.)

(8) Pulse width measurement function (timer 1, period measurement circuit)

A period measurement circuit can measure "H" pulse width (from rising to falling) or "L" pulse width (from falling to rising) of P30/ INTO pin input (pulse width measurement function) when the following is set;

- Set the bit 0 of register W5 to "0", and set a bit 1 to "1" (target for period measurement circuit: 30/INT0 pin input).
- Set the bit 1 of register I1 to "1" (INT0 pin edge detection circuit: both edges detection)

The measurement pulse width ("H" or "L") is decided by the period measurement circuit and the P30/INT0 pin input level at the start time of timer operation.

At the time of the start of a period measurement circuit and timer operation, "L" pulse width (from falling to rising) when the input level of P3o/INT0 pin is "H" or "H" pulse width (from rising to falling) when its level is "L" is measured.

When the input of P30/INT0 pin is selected as the target for measurement, set the bit 3 of register I1 to "1", and set the input of INT0 pin to be enabled.





(9) Count start synchronization circuit (timer 1, timer 3)

Timer 1 and timer 3 have the count start synchronous circuit which synchronizes the input of INT0 pin and INT1 pin, and can start the timer count operation.

Timer 1 count start synchronous circuit function is selected by setting the bit 0 of register I1 to "1" and the control by INT0 pin input can be performed.

Timer 3 count start synchronous circuit function is selected by setting the bit 0 of register I2 to "1" and the control by INT1 pin input can be performed.

When timer 1 or timer 3 count start synchronous circuit is used, the count start synchronous circuit is set, the count source is input to each timer by inputting valid waveform to INT0 pin or INT1 pin.

The valid waveform of INT0 pin or INT1 pin to set the count start synchronous circuit is the same as the external interrupt activated condition

Once set, the count start synchronous circuit is cleared by clearing the bit I10 or I20 to "0" or reset.

However, when the count auto-stop circuit is selected, the count start synchronous circuit is cleared (auto-stop) at the timer 1 or timer 3 underflow.

(10) Count auto-stop circuit (timer 1, timer 3)

Timer 1 has the count auto-stop circuit which is used to stop timer 1 automatically by the timer 1 underflow when the count start synchronous circuit is used.

The count auto-stop cicuit is valid by setting the bit 3 of register W1 to "1". It is cleared by the timer 1 underflow and the count source to timer 1 is stopped.

This function is valid only when the timer 1 count start synchronous circuit is selected.

Timer 3 has the count auto-stop circuit which is used to stop timer 3 automatically by the timer 3 underflow when the count start synchronous circuit is used.

The count auto-stop cicuit is valid by setting the bit 3 of register W3 to "1". It is cleared by the timer 3 underflow and the count source to timer 3 is stopped.

This function is valid only when the timer 3 count start synchronous circuit is selected.

(11) Timer input/output pin (D6/CNTR0 pin, C/CNTR1 pin)

CNTR0 pin is used to input the timer 1 count source and output the timer 1 and timer 2 underflow signal divided by 2.

CNTR1 pin is used to input the timer 3 count source and output the PWM signal generated by timer 4.

When the PWM signal is output from C/CNTR1 pin, set the output latch of port C to "0".

The D6/CNTR0 pin function can be selected by bit 0 of register W6. The selection of CNTR1 output signal can be controlled by bit 3 of register W4.

When the CNTR0 input is selected for timer 1 count source, timer 1 counts the rising or falling waveform of CNTR0 input. The count edge is selected by the bit 2 of register W6.

When the CNTR1 input is selected for timer 3 count source, timer 3 counts the rising or falling waveform of CNTR1 input. The count edge is selected by the bit 3 of register W6.

When CNTR1 input is selected, the output of port C is invalid (high-impedance).

(12) PWM output function (C/CNTR1, timer 3, timer 4)

When bit 3 of register W4 is set to "1", timer 4 reloads data from reload register R4L and R4H alternately each underflow.

Timer 4 generates the PWM signal (PWMOUT) of the "L" interval set as reload register R4L, and the "H" interval set as reload register R4H. The PWM signal (PWMOUT) is output from CNTR1 pin.

When bit 2 of register W4 is set to "1" at this time, the interval (PWM signal "H" interval) set to reload register R4H for the counter of timer 4 is extended for a half period of count source.

In this case, when a value set in reload register R4H is n, timer 4 divides the count source signal by n + 1.5 (n = 1 to 255).

When this function is used, set "1" or more to reload register R4H. When bit 1 of register W6 is set to "1", the PWM signal output to CNTR1 pin is switched to valid/invalid each timer 3 underflow. However, when timer 3 is stopped (bit 2 of register W3 is cleared to "0"), this function is canceled.

Even when bit 1 of a register W4 is cleared to "0" in the "H" interval of PWM signal, timer 4 does not stop until it next timer 4 underflow. When clearing bit 1 of register W4 to "0" to stop timer 4 at the use of PWM output function, avoid a timing when timer 4 underflows.



(13) Timer interrupt request flags (T1F, T2F, T3F, T4F)

Each timer interrupt request flag is set to "1" when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2, SNZT3, SNZT4).

Use the interrupt control register V1, V2 to select an interrupt or a skip instruction.

An interrupt request flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with a skip instruction. The timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.

(14) Precautions

Note the following for the use of timers.

Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data.

Stop counting and then execute the TPSAB instruction to set prescaler data.

· Timer count source

Stop timer 1, 2, 3 and 4 counting to change its count source.

· Reading the count value

Stop timer 1, 2, 3 or 4 counting and then execute the data read instruction (TAB1, TAB2, TAB3, TAB4) to read its data.

· Writing to the timer

Stop timer 1, 2, 3 or 4 counting and then execute the data write instruction (T1AB, T2AB, T3AB, T4AB) to write its data.

· Writing to reload register R1, R3, R4H

When writing data to reload register R1, reload register R3 or reload regiser R4H while timer 1, timer 3 or timer 4 is operating, avoid a timing when timer 1, timer 3 or timer 4 underflows.

Timer 4

Avoid a timing when timer 4 underflows to stop timer 4 at the use of PWM output function.

When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R4H.

• Timer input/output pin

When the PWM signal is output from C/CNTR1 pin, set the output latch of port C to "0".

• Period measurement function

When a period measurement circuit is used, clear bit 0 of register I1 to "0", and set a timer 1 count start synchronous circuit to be "not selected".

Start timer operation immediately after operation of a period measurement circuit is started.

When the target edge for measurement is input until timer operation is started from the operation of period measurement circuit is started, the count operation is not executed until the timer operation becomes valid. Accordingly, be careful of count data.

When data is read from timer, stop the timer and clear bit 2 of register W5 to "0" to stop the period measurement circuit, and then execute the data read instruction.

Depending on the state of timer 1, the timer 1 interrupt request flag (T1F) may be set to "1" when the period measurement circuit is stopped by clearing bit 2 of register W5 to "0". In order to avoid the occurrence of an unexpected interrupt, clear the bit 2 of register V1 to "0" (refer to Figure 28①) and then, stop the bit 2 of register W5 to "0" to stop the period measurement circuit.

In addition, execute the SNZT1 instruction to clear the T1F flag after executing at least one instruction (refer to Figure 282).

Also, set the NOP instruction for the case when a skip is performed with the SNZT1 instruction (refer to Figure 283).




Fig. 28 Period measurement circuit program example

While a period measurement circuit is operating, the timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.

When a period measurement circuit is used, select the sufficiently higher-speed frequency than the signal for measurement for the count source of a timer 1.

When the target signal for period measurement is D6/CNTR0 pin input, do not select D6/CNTR0 pin input as timer 1 count source. (The XIN input is recommended as timer 1 count source at the time of period measurement circuit use.)

When the input of P30/INT0 pin is selected for measurement, set the bit 3 of a register I1 to "1", and set the input of INTO pin to be enabled.






Fig. 29 Timer 4 operation (reload register R4L: "0316", R4H: "0216")




Fig. 30 CNTR1 output auto-control function by timer 3




Fig. 31 Timer 4 count start/stop timing

WATCHDOG TIMER

Watchdog timer provides a method to reset the system when a program run-away occurs. Watchdog timer consists of timer WDT(16-bit binary counter), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).

The timer WDT downcounts the instruction clocks as the count source from "FFFF16" after system is released from reset.

After the count is started, when the timer WDT underflow occurs (after the count value of timer WDT reaches "000016," the next count pulse is input), the WDF1 flag is set to "1."

If the WRST instruction is never executed until the timer WDT underflow occurs (until timer WDT counts 65534), WDF2 flag is set to "1," and the $\overline{\text{RESET}}$ pin outputs "L" level to reset the microcomputer.

Execute the WRST instruction at each period of 65534 machine cycle or less by software when using watchdog timer to keep the microcomputer operating normally.


When the WEF flag is set to "1" after system is released from reset, the watchdog timer function is valid.

When the DWDT instruction and the WRST instruction are executed continuously, the WEF flag is cleared to "0" and the watchdog timer function is invalid.

The WEF flag is set to "1" at system reset or RAM back-up mode. The WRST instruction has the skip function. When the WRST instruction is executed while the WDF1 flag is "1", the WDF1 flag is cleared to "0" and the next instruction is skipped.

When the WRST instruction is executed while the WDF1 flag is "0", the next instruction is not skipped.

The skip function of the WRST instruction can be used even when the watchdog timer function is invalid.



- ① After system is released from reset (= after program is started), timer WDT starts count down.
- 2 When timer WDT underflow occurs, WDF1 flag is set to "1."
- ③ When the WRST instruction is executed, WDF1 flag is cleared to "0," the next instruction is skipped.
- When timer WDT underflow occurs while WDF1 flag is "1," WDF2 flag is set to "1" and the watchdog reset signal is output.
- ⑤ The output transistor of RESET pin is turned "ON" by the watchdog reset signal and system reset is executed.

Note: The number of count is equal to the number of cycle because the count source of watchdog timer is the instruction clock.

Fig. 32 Watchdog timer function



When the watchdog timer is used, clear the WDF1 flag at the period of 65534 machine cycles or less with the WRST instruction. When the watchdog timer is not used, execute the DWDT instruction and the WRST instruction continuously (refer to Figure 33). The watchdog timer is not stopped with only the DWDT instruction. The contents of WDF1 flag and timer WDT are initialized at the RAM back-up mode.

When using the watchdog timer and the RAM back-up mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the RAM back-up state (refer to Figure 34). The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

```
WRST
             ; WDF1 flag cleared
   :
DI
DWDT
             ; Watchdog timer function enabled/disabled
WRST
             ; WEF and WDF1 flags cleared
   :
```

Fig. 33 Program example to start/stop watchdog timer

```
; WDF1 flag cleared
WRST
NOP
               ; Interrupt disabled
DI
EPOF
               ; POF instruction enabled
POF
  \downarrow
Oscillation stop
   i
```


Fig. 34 Program example to enter the mode when using the watchdog timer

A/D CONVERTER (Comparator)

The 4583 Group has a built-in A/D conversion circuit that performs conversion by 10-bit successive comparison method. Table 11 shows the characteristics of this A/D converter. This A/D converter can also be used as an 8-bit comparator to compare analog voltages input from the analog input pin with preset values.

Table 11 A/D converter characteristics

	MUIO 11110 CONTROL CON					
Parameter	Characteristics					
Conversion format	Successive comparison method					
Resolution	10 bits					
Relative accuracy	Linearity error: ±2LSB (2.7 V ≤ VDD ≤ 5.5V)					
	Differential non-linearity error:					
	± 0.9 LSB (2.2 V \leq VDD \leq 5.5V)					
Conversion speed	31 μ s (f(XIN) = 6 MHz, STCK = f(XIN) (XIN through-mode), ADCK = INSTCK/6)					
Analog input pin	2					



Notes 1: This switch is turned ON only when A/D converter is operating and generates the comparison voltage.

2: Writing/reading data to the comparator register is possible only in the comparator mode (Q13=1). The value of the comparator register is retained even when the mode is switched to the A/D conversion mode (Q13=0) because it is separated from the successive comparison register (AD). Also, the resolution in the comparator mode is 8 bits because the comparator register consists of 8 bits.

Fig. 35 A/D conversion circuit structure



Table 12 A/D control registers

	•						
A/D control register Q1		at	reset : 00002	at RAM back-up : state retained	R/W TAQ1/TQ1A		
O12	Q13 A/D operation mode selection bit		A/D conversion mo	de			
QIS			Comparator mode				
O12	Q12 Not used	0	This bit has no function, but read/write is enabled.				
Q1Z		1					
014	Not used	0	This hit has no fund	ction, but read/write is enabled.			
QII	Q11 Not used		THIS DIL HAS NO TUNG	ction, but read/write is enabled.			
010	Analog input his coloction hits	0	AIN0				
Q I U	Q10 Analog input pin selection bits		Analog input pin selection bits		AIN1		

	A/D control register Q2		reset : 00002	at RAM back-up : state retained	R/W TAQ2/TQ2A	
Q23 Not used		0	This hit has no function but read/units is anabled			
Q23	Q23 Not used		This bit has no function, but read/write is enabled.			
Q22	Q22 Not used		This bit has no function, but read/write is enabled.			
QZZ	Not used	1	This bit has no function, but read/write is enabled.			
Q21	P61/AIN1 pin function selection bit	0	P61			
QZI	POT/AINT PITITUTICITOR SELECTION DIT	1	AIN1) \		
020	D6a/Alkia pin function collection bit	0	P60			
Q20	Q20 P60/AIN0 pin function selection bit		AINO	<u> </u>		

	A/D control register Q3		at reset : 00002		at RAM back-up : state retained	R/W TAQ3/TQ3A
Q33	Not used	1	Z	This bit has no fund	ction, but read/write is enabled.	
Q32	A/D converter operation clock selection bit			Instruction clock (II	NSTCK)	
QJZ	A/D converter operation clock selection bit	1		On-chip oscillator (f(RING))	
		Q31	Q30		Division ratio	
Q31	A/D converter operation clock division ratio selection bits	0	0	Frequency divided	by 6	
		0	1	Frequency divided	by 12	
Q30		1	0	Frequency divided	by 24	
		1	1	Frequency divided	by 48	

Note: "R" represents read enabled, and "W" represents write enabled.



(1) A/D control register

· A/D control register Q1

Register Q1 controls the selection of A/D operation mode and the selection of analog input pins. Set the contents of this register through register A with the TQ1A instruction. The TAQ1 instruction can be used to transfer the contents of register Q1 to register A.

• A/D control register Q2

Register Q2 controls the selection of P60/AIN0, P61/AIN1. Set the contents of this register through register A with the TQ2A instruction. The TAQ2 instruction can be used to transfer the contents of register Q2 to register A.

• A/D control register Q3

Register Q3 controls the selection of A/D converter operation clock. Set the contents of this register through register A with the TQ3A instruction. The TAQ3 instruction can be used to transfer the contents of register Q3 to register A.

(2) Operating at A/D conversion mode

The A/D conversion mode is set by setting the bit 3 of register Q1 to "0."

(3) Successive comparison register AD

Register AD stores the A/D conversion result of an analog input in 10-bit digital data format. The contents of the high-order 8 bits of this register can be stored in register B and register A with the TABAD instruction. The contents of the low-order 2 bits of this register can be stored into the high-order 2 bits of register A with the TALA instruction. However, do not execute these instructions during A/D conversion.

When the contents of register AD is n, the logic value of the comparison voltage Vref generated from the built-in DA converter can be obtained with the reference voltage VDD by the following formula:

Logic value of comparison voltage Vref

$$V_{ref} = \frac{V_{DD}}{1024} \times n$$

n: The value of register AD (n = 0 to 1023)

(4) A/D conversion completion flag (ADF)

A/D conversion completion flag (ADF) is set to "1" when A/D conversion completes. The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(5) A/D conversion start instruction (ADST)

A/D conversion starts when the ADST instruction is executed. The conversion result is automatically stored in the register AD.

(6) Operation description

A/D conversion is started with the A/D conversion start instruction (ADST). The internal operation during A/D conversion is as follows:

- ① When the A/D conversion starts, the register AD is cleared to "00016"
- ② Next, the topmost bit of the register AD is set to "1," and the comparison voltage Vref is compared with the analog input voltage VIN
- When the comparison result is Vref < VIN, the topmost bit of the register AD remains set to "1." When the comparison result is Vref > VIN, it is cleared to "0."

The 4583 Group repeats this operation to the lowermost bit of the register AD to convert an analog value to a digital value. A/D conversion stops after 2 machine cycles + A/D conversion clock (31 μ s when f(XIN) = 6.0 MHz in XIN through mode, f(ADCK) = f(INSTCK)/6) from the start, and the conversion result is stored in the register AD. An A/D interrupt activated condition is satisfied and the ADF flag is set to "1" as soon as A/D conversion completes (Figure 36).

Table 13 Change of successive comparison register AD during A/D conversion

At starting conversion	Change of successive comparison register AD Comparison voltage (Vref) value
1st comparison	1 0 0 0 0 0 0 VDD 2
2nd comparison	*1 1 0 0 0 0 VDD 2 ± VDD 4
3rd comparison	*1 *2 1 0 0 0 0 2 ± 4 ± 8
After 10th comparison completes	A/D conversion result *1 *2 *3 *8 *9 *A VDD ± VDD 1024

*1: 1st comparison result*3: 3rd comparison result*9: 9th comparison result

*2: 2nd comparison result*8: 8th comparison result

(7) A/D conversion timing chart

Figure 36 shows the A/D conversion timing chart.




Fig. 36 A/D conversion timing chart

(8) How to use A/D conversion

How to use A/D conversion is explained using as example in which the analog input from P60/AINO pin is A/D converted, and the high-order 4 bits of the converted data are stored in address M(Z, X, Y) = (0, 0, 0), the middle-order 4 bits in address M(Z, X, Y) = (0, 0, 1), and the low-order 2 bits in address M(Z, X, Y) = (0, 0, 2) of RAM. The A/D interrupt is not used in this example.

Instruction clock/6 is selected as the A/D converter operation clock.

- ① Select the AINO pin function with the bit 0 of the register Q2. Select the AINO pin function and A/D conversion mode with the register Q1. Also, the instruction clock divided by 6 is selected with the register Q3. (refer to Figure 37)
- 2 Execute the ADST instruction and start A/D conversion.
- ③ Examine the state of ADF flag with the SNZAD instruction to determine the end of A/D conversion.
- Transfer the low-order 2 bits of converted data to the high-order 2 bits of register A (TALA instruction).
- Transfer the contents of register A to M (Z, X, Y) = (0, 0, 2).
- © Transfer the high-order 8 bits of converted data to registers A and B (TABAD instruction).
- ® Transfer the contents of register B to register A, and then, store into M(Z, X, Y) = (0, 0, 0).




Fig. 37 Setting registers

(9) Operation at comparator mode

The A/D converter is set to comparator mode by setting bit 3 of the register Q1 to "1."

Below, the operation at comparator mode is described.

(10) Comparator register

In comparator mode, the built-in DA comparator is connected to the 8-bit comparator register as a register for setting comparison voltages. The contents of register B is stored in the high-order 4 bits of the comparator register and the contents of register A is stored in the low-order 4 bits of the comparator register with the TADAB instruction.

When changing from A/D conversion mode to comparator mode, the result of A/D conversion (register AD) is undefined.

However, because the comparator register is separated from register AD, the value is retained even when changing from comparator mode to A/D conversion mode. Note that the comparator register can be written and read at only comparator mode.

If the value in the comparator register is n, the logic value of comparison voltage V_{ref} generated by the built-in DA converter can be determined from the following formula:

Logic value of comparison voltage
$$V_{ref}$$

$$V_{ref} = \frac{V_{DD}}{256} \times n$$
n: The value of register AD (n = 0 to 255)

(11) Comparison result store flag (ADF)

In comparator mode, the ADF flag, which shows completion of A/D conversion, stores the results of comparing the analog input voltage with the comparison voltage. When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1." The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(12) Comparator operation start instruction (ADST instruction)

In comparator mode, executing ADST starts the comparator operating.

The comparator stops 2 machine cycles + A/D conversion clock f(ADCK) 1 clock after it has started (4 μ s at f(XIN) = 6.0 MHz in XIN through mode, f(ADCK) = f(INSTCK)/6). When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1"

(13) Notes for the use of A/D conversion

TALA instruction

When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."

Operation mode of A/D converter

Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.

Clear the bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode.

The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to the register Q1, and execute the SNZAD instruction to clear the ADF flag.




Fig. 38 Comparator operation timing chart



(14) Definition of A/D converter accuracy

The A/D conversion accuracy is defined below (refer to Figure 39).

· Relative accuracy

① Zero transition voltage (VoT)

This means an analog input voltage when the actual A/D conversion output data changes from "0" to "1."

② Full-scale transition voltage (VFST)

This means an analog input voltage when the actual A/D conversion output data changes from "1023" to "1022."

3 Linearity error

This means a deviation from the line between VoT and VFST of a converted value between VoT and VFST.

Differential non-linearity error

This means a deviation from the input potential difference required to change a converter value between VoT and VFST by 1 LSB at the relative accuracy.

Absolute accuracy

This means a deviation from the ideal characteristics between 0 to VDD of actual A/D conversion characteristics.

Vn: Analog input voltage when the output data changes from "n" to "n+1" (n = 0 to 1022)

• 1LSB at relative accuracy
$$\rightarrow \frac{VFST-V0T}{1022}$$
 (V)

• 1LSB at absolute accuracy
$$\rightarrow \frac{VDD}{1024}$$
 (V)




Fig. 39 Definition of A/D conversion accuracy

RESET FUNCTION

System reset is performed by applying "L" level to RESET pin for 1 machine cycle or more when the following condition is satisfied; the value of supply voltage is the minimum value or more of the recommended operating conditions.

Then when "H" level is applied to $\overline{\text{RESET}}$ pin, software starts from address 0 in page 0.




Fig. 40 Reset release timing




Fig. 41 RESET pin input waveform and reset operation

(1) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V until the value of supply voltage reaches the minimum operating voltage must be set to 100 μ s or less.

If the rising time exceeds 100 μ s, connect a capacitor between the $\overline{\text{RESET}}$ pin and Vss at the shortest distance, and input "L" level to $\overline{\text{RESET}}$ pin until the value of supply voltage reaches the minimum operating voltage.




Fig. 42 Structure of reset pin and its peripherals, and power-on reset operation

Table 14 Port state at reset

Table 14 Port State at reset			
Name	Function	State	
D0-D5	D0-D5	High-impedance (Notes 1, 2)	
D6/CNTR0	D6	High-impedance (Notes 1, 2)	
C/CNTR1	С	"L" (Vss) level	
P00-P03	P00-P03	High-impedance (Notes 1, 2, 3)	
P10-P13	P10-P13	High-impedance (Notes 1, 2, 3)	
P20, P21, P22	P20-P22	High-impedance (Note 1)	
P30/INT0, P31/INT1	P30, P31	High-impedance (Note 1)	
P60/AIN0, P61/AIN1, P62, P63	P60-P63	High-impedance (Note 1)	

Notes 1: Output latch is set to "1."

- 2: Output structure is N-channel open-drain.
- 3: Pull-up transistor is turned OFF.



(2) Internal state at reset

Figure 43 and 44 show internal state at reset (they are the same after system is released from reset). The contents of timers, registers, flags and RAM except shown in Figure are undefined, so set the initial value to them.

Program counter (PC)	0 0 0 0 0 0	0 0 0 0 0 0 0 0
Address 0 in page 0 is set to program counter.		
Interrupt enable flag (INTE)	0	(Interrupt disabled)
Power down flag (P)	0	*
External 0 interrupt request flag (EXF0)	0	
External 1 interrupt request flag (EXF1)	0	.0
Interrupt control register V1	0 0 0 0	(Interrupt disabled)
Interrupt control register V2	0 0 0 0	(Interrupt disabled)
Interrupt control register I1	0 0 0 0	
Interrupt control register I2	0 0 0 0	
Timer 1 interrupt request flag (T1F)	0	
Timer 2 interrupt request flag (T2F)	0	
Timer 3 interrupt request flag (T3F)	0	
Timer 4 interrupt request flag (T4F)	0	
Watchdog timer flags (WDF1, WDF2)	0	
Watchdog timer enable flag (WEF)		
Timer control register PA	0	(Prescaler stopped)
Timer control register W1	0 0 0 0	(Timer 1 stopped)
Timer control register W2	0 0 0 0	(Timer 2 stopped)
Timer control register W3	0 0 0 0	(Timer 3 stopped)
Timer control register W4	0 0 0 0	(Timer 4 stopped)
Timer control register W5	0 0 0 0	(Period measurement circuit stopped
Timer control register W6	0 0 0 0	
Clock control register MR	1 1 1 1	
Clock control register RG	0	(On-chip oscillator operating)
8-bit general register SIX	X X X X X X X X	
A/D conversion completion flag (ADF)	0	
A/D control register Q1	0 0 0 0	
A/D control register Q2	0 0 0 0	
A/D control register Q3	0 0 0 0	
Successive comparison register ADx x x x	x x x x x x x x	
Comparator registerX	X X X X X X X X	
Key-on wakeup control register K0	0 0 0 0	
Key-on wakeup control register K1	0 0 0 0	
Key-on wakeup control register K2	0 0 0 0	
Pull-up control register PU0	0 0 0 0	
Pull-up control register PU1	0 0 0 0	

Fig. 43 Internal state at reset 1




Fig. 44 Internal state at reset 2

VOLTAGE DROP DETECTION CIRCUIT

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.

(1) SVDE instruction

When the SVDE instruction is executed, the voltage drop detection circuit is valid even after system enters into the RAM back-up mode. The SVDE instruction can be executed only once. In order to release the execution of the SVDE instruction, the system reset is required.




Fig. 45 Voltage drop detection reset circuit




Fig. 46 Voltage drop detection circuit operation waveform

Table 15 Voltage drop detection circuit operation state

VDCE pin	At CPU operating	At RAM back-up (SVDE instruction not executed)	At RAM back-up (SVDE instruction executed)
"L"	Invalid	Invalid	Invalid
"H"	Valid	Invalid	Valid

(2) Note on voltage drop detection circuit

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

When the supply voltage of a microcomputer falls below to the minimum value of recommended operating conditions and regoes up (ex. battery exchange of an application product), depending on the capacity value of the bypass capacitor added to the power supply pin, the following case may cause program failure (Figure 47);

supply voltage does not fall below to VRST-, and

its voltage re-goes up with no reset.

In such a case, please design a system which supply voltage is once reduced below to VRST- and re-goes up after that.




Fig. 47 VDD and VRST



RAM BACK-UP MODE

The 4583 Group has the RAM back-up mode.

When the EPOF and POF instructions are executed continuously, system enters the RAM back-up state. The POF instruction is equal to the NOP instruction when the EPOF instruction is not executed before the POF instruction.

As oscillation stops retaining RAM, the function of reset circuit and states at RAM back-up mode, current dissipation can be reduced without losing the contents of RAM. Table 16 shows the function and states retained at RAM back-up. Figure 47 shows the state transition.

(1) Identification of the start condition

Warm start (return from the RAM back-up state) or cold start (return from the normal reset state) can be identified by examining the state of the powerdown flag (P) with the SNZP instruction.

(2) Warm start condition

When the external wakeup signal is input after the system enters the RAM back-up state by executing the EPOF and POF instructions continuously, the CPU starts executing the program from address 0 in page 0. In this case, the P flag is "1."

(3) Cold start condition

The CPU starts executing the program from address 0 in page 0 when;

- reset pulse is input to RESET pin, or
- · reset by watchdog timer is performed, or
- voltage drop detection circuit detects the voltage drop, or
- SRST instruction is executed.

In this case, the P flag is "0."

Table 16 Functions and states retained at RAM back-up

Function	RAM back-up
Program counter (PC), registers A, B,	
carry flag (CY), stack pointer (SP) (Note 2)	×
Contents of RAM	0
Interrupt control registers V1, V2	×
Interrupt control registers I1, I2	0
Selection of oscillation circuit	0
Clock control register MR	×
Timer 1 function	(Note 3)
Timer 2 function	(Note 3)
Timer 3 function	(Note 3)
Timer 4 function	(Note 3)
Watchdog timer function	X (Note 4)
Timer control register PA, W4	×
Timer control registers W1 to W3, W5, W6	0
A/D conversion function	×
A/D control registers Q1 to Q3	0
Voltage drop detection circuit	(Note 5)
Port level	(Note 6)
Key-on wakeup control register K0 to K2	0
Pull-up control registers PU0, PU1	0
Port output direction registers FR0 to FR2	0
External 0 interrupt request flag (EXF0)	×
External 1 interrupt request flag (EXF1)	×
Timer 1 interrupt request flag (T1F)	(Note 3)
Timer 2 interrupt request flag (T2F)	(Note 3)
Timer 3 interrupt request flag (T3F)	(Note 3)
Timer 4 interrupt request flag (T4F)	(Note 3)
A/D conversion completion flag (ADF)	×
Interrupt enable flag (INTE)	×
Watchdog timer flags (WDF1, WDF2)	X (Note 4)
Watchdog timer enable flag (WEF)	X (Note 4)

Notes 1:"O" represents that the function can be retained, and "X" represents that the function is initialized.

> Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.

- 2: The stack pointer (SP) points the level of the stack register and is initialized to "7" at RAM back-up.
- 3: The state of the timer is undefined.
- 4: Initialize the watchdog timer with the WRST instruction, and then execute the POF instruction.
- 5: The voltage drop detection circuit is valid at RAM back-up when the SVDE instruction is executed while VDCE pin is "H".
- 6: In the RAM back-up mode, C/CNTR1 pin outputs "L" level. However, when the CNTR input is selected (W11, W10="11"), C/ CNTR1 pin is in an input enabled state (output=high-impedance). Other ports retain their respective output levels.



(4) Return signal

An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped. Table 17 shows the return condition for each return source.

(5) Related registers


- Key-on wakeup control register K0
 - Register K0 controls the ports P0 and P1 key-on wakeup function. Set the contents of this register through register A with the TK0A instruction. In addition, the TAK0 instruction can be used to transfer the contents of register K0 to register A.
- Key-on wakeup control register K1
 Register K1 controls the return condition and valid waveform/
 level selection for port P0. Set the contents of this register
 through register A with the TK1A instruction. In addition, the
- through register A with the TK1A instruction. In addition, the TAK1 instruction can be used to transfer the contents of register K1 to register A.
- Key-on wakeup control register K2
 Register K2 controls the INTO and INT1 key-on wakeup functions
 and return condition function. Set the contents of this register
 through register A with the TK2A instruction. In addition, the
 TAK2 instruction can be used to transfer the contents of register
 K2 to register A.

- Pull-up control register PU0
 - Register PU0 controls the ON/OFF of the port P0 pull-up transistor. Set the contents of this register through register A with the TPU0A instruction. In addition, the TAPU0 instruction can be used to transfer the contents of register PU0 to register A.
- Pull-up control register PU1
 - Register PU1 controls the ON/OFF of the port P1 pull-up transistor. Set the contents of this register through register A with the TPU1A instruction. In addition, the TAPU1 instruction can be used to transfer the contents of register PU0 to register A.
- External interrupt control register I1
 Register I1 controls the valid waveform of external 0 interrupt, input control of INT0 pin, and return input level. Set the contents of
- this register through register A with the TI1A instruction. In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.
- External interrupt control register I2
- Register I2 controls the valid waveform of external 1 interrupt, input control of INT1 pin, and return input level. Set the contents of this register through register A with the TI2A instruction. In addition, the TAI2 instruction can be used to transfer the contents of register I2 to register A.

Table 17 Return source and return condition

F	Return source	Return condition	Remarks
signal	Ports P00-P03	"L" level input, or rising edge $(L" \rightarrow H")$ or falling edge	The key-on wakeup function can be selected with 2 port units. Select the return level ("L" level or "H" level), and return condition (return by level or edge) with the register K1 according to the external state before going into the RAM back-up state.
wakeup si	Ports P10-P13	Return by an external "L" level input.	The key-on wakeup function can be selected with 2 port units. Set the port using the key-on wakeup function to "H" level before going into the RAM back-up state.
External w	INTO INT1	"L" level input, or rising edge	Select the return level ("L" level or "H" level) with the registers I1 and I2 according to the external state, and return condition (return by level or edge) with the register K2 before going into the RAM back-up state.
		The external interrupt request flags (EXF0, EXF1) are not set.	





4: Continuous execution of the EPOF instruction and the POF instruction is required to go into the RAM back-up state.

However, the selected contents (CMCK, CRCK, CYCK instruction execution state) of f(XIN) oscillation circuit is retained.

5: System returns to state A certainly when returning from the RAM back-up mode.

Fig. 48 State transition




Fig. 49 Set source and clear source of the P flag




Fig. 50 Start condition identified example using the SNZP instruction



Table 18 Key-on wakeup control register, pull-up control register

Key-on wakeup control register K0		at	reset : 00002	at RAM back-up : state retained	R/W TAK0/TK0A
1/0-	Pins P12 and P13 key-on wakeup	0	Key-on wakeup not	used	
K03	control bit	1	Key-on wakeup use	ed	
1/0-	Pins P10 and P11 key-on wakeup	0	Key-on wakeup not	used	
K02	control bit	1	Key-on wakeup use	ed	
1/04	Pins P02 and P03 key-on wakeup	0	Key-on wakeup not	used	
K01	control bit	1	Key-on wakeup use	ed	
1/00	Pins P0o and P01 key-on wakeup	0	Key-on wakeup not	used	
K0 0	control bit	1	Key-on wakeup use	ed 🌭	
	Key-on wakeup control register K1	at	reset : 00002	at RAM back-up : state retained	R/W TAK1/TK1/
1/4 -	Ports P02 and P03 return condition selection		Return by level		
K13	bit	1	Return by edge	70.	
K12	Ports P02 and P03 valid waveform/		Falling waveform/"L	" level	
K12	level selection bit	1	Rising waveform/"H" level		
K11	Ports P01 and P00 return condition selection	0	Return by level	30	
N I I	bit	1	Return by edge		
K10	Ports P01 and P00 valid waveform/	0	Falling waveform/"L	" level	
KIU	level selection bit	1	Rising waveform/"H	" level	
	Key-on wakeup control register K2	at	reset : 00002	at RAM back-up : state retained	R/W TAK2/TK2
K23	INT1 pin return condition selection bit	0	Return by level		
NZS	INT I pili retarri condition selection bit	1	Return by edge		
K2 2	INT1 pin key-on wakeup contro bit	0	Key-on wakeup not	used	
NZ2	int i pili key-oli wakeup colillo bit	1	Key-on wakeup used		
K21	INT0 pin return condition selection bit	0	Return by level		
1141	114 10 piil return condition selection bit	1	Return by edge		
K2 0	INT0 pin key-on wakeup contro bit	0	Key-on wakeup not	used	
1120	iivio piii key-oii wakeup contio bit	1	Key-on wakeup use	ed	

Note: "R" represents read enabled, and "W" represents write enabled.



Table 19 Key-on wakeup control register, pull-up control register

	Pull-up control register PU0		reset : 00002	at RAM back-up : state retained	R/W TAPU0/ TPU0A
DLIOs	P03 pin pull-up transistor	0	Pull-up transistor O	FF	11 00/1
PU03	control bit	1	Pull-up transistor O	N	
PU02	P02 pin pull-up transistor	0	Pull-up transistor O	FF	
PU02	control bit	1	Pull-up transistor O	N	
DI IO	P01 pin pull-up transistor	0	Pull-up transistor O	FF	
PU01	control bit	1	Pull-up transistor O	N	
P00 pin pull-up transistor		0	Pull-up transistor O	FF	
PU00	PU00 control bit		Pull-up transistor O	N	
	Pull-up control register PU1	at	reset : 00002	at RAM back-up : state retained	R/W TAPU1/ TPU1A
DUIA	P13 pin pull-up transistor	0	Pull-up transistor OFF		
PU13	control bit	1	Pull-up transistor ON		
DI IA-	P12 pin pull-up transistor	0	Pull-up transistor O	FF	
PU12	control bit	1	Pull-up transistor ON		
DUI4.	P11 pin pull-up transistor	0	Pull-up transistor OFF		
PU11	control bit	1	Pull-up transistor O	N	
DUI	P10 pin pull-up transistor	0	Pull-up transistor OFF		
PU10	control bit	1	Pull-up transistor ON		

Note: "R" represents read enabled, and "W" represents write enabled.



CLOCK CONTROL

The clock control circuit consists of the following circuits.

- On-chip oscillator (internal oscillator)
- · Ceramic resonator
- · RC oscillation circuit
- · Quartz-crystal oscillation circuit
- Multi-plexer (clock selection circuit)
- · Frequency divider
- · Internal clock generating circuit

The system clock and the instruction clock are generated as the source clock for operation by these circuits.

Figure 51 shows the structure of the clock control circuit.

The 4583 Group operates by the on-chip oscillator clock (f(RING)) which is the internal oscillator after system is released from reset. Also, the ceramic resonator, the RC oscillation or quartz-crystal oscillator can be used for the main clock (f(XIN)) of the 4583 Group. The CMCK instruction, CRCK instruction or CYCK instruction is executed to select the ceramic resonator, RC oscillator or quartz-crystal oscillator respectively.

The CMCK, CRCK, and CYCK instructions can be used only to select main clock (f(XIN)). In this time, the start of oscillation and the switch of system clock are not performed.

The oscillation start/stop of main clock f(XIN) is controlled by bit 1 of register MR. The system clock is selected by bit 0 of register MR. The oscillation start/stop of on-chip oscillator is controlled by register RG.

The oscillation circuit by the CMCK, CRCK or CYCK instruction can be selected only at once.

The oscillation circuit corresponding to the first executed one of these instructions is valid.

Execute the main clock (f(XIN)) selection instruction (CMCK, CRCK or CYCK instruction) in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

When the CMCK, CRCK, and CYCK instructions are never executed, main clock (f(XIN)) cannot be used and system can be operated only by on-chip oscillator.

The no operated clock source (f(RING)) or (f(XIN)) cannot be used for the system clock. Also, the clock source (f(RING) or f(XIN)) selected for the system clock cannot be stopped.




Fig. 51 Clock control circuit structure

oduci

(1) Main clock generating circuit (f(XIN))

The ceramic resonator, RC oscillation or quartz-crystal oscillator can be used for the main clock of this MCU.

After system is released from reset, the MCU starts operation by the clock output from the on-chip oscillator which is the internal oscillator.

When the ceramic resonator is used, execute the CMCK instruction. When the RC oscillation is used, execute the CRCK instruction. When the quartz-crystal oscillator is used, execute the CYCK instruction. The oscillation start/stop of main clock f(XIN) is controlled by bit 1 of register MR. The system clock is selected by bit 0 of register MR. The oscillation circuit by the CMCK, CRCK or CYCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these instructions is valid

Execute the CMCK, CRCK or CYCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended). Also, when the CMCK, CRCK or CYCK instruction is not executed in program, this MCU operates by the on-chip oscillator.




Fig. 52 Switch to ceramic resonance/RC oscillation/quartz-crystal oscillation



(2) On-chip oscillator operation

When the MCU operates by the on-chip oscillator as the main clock (f(XIN)) without using the ceramic resonator, RC oscillator or quartz-crystal oscillation, leave XIN pin and XOUT pin open (Figure 53).

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

(3) Ceramic resonator

When the ceramic resonator is used as the main clock (f(XIN)), connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance. Then, execute the CMCK instruction. A feedback resistor is built in between pins XIN and XOUT (Figure 54).

(4) RC oscillation

When the RC oscillation is used as the main clock (f(XIN)), connect the XIN pin to the external circuit of resistor R and the capacitor C at the shortest distance and leave XOUT pin open. Then, execute the CRCK instruction (Figure 55).

The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.

(5) Quartz-crystal oscillator

When a quartz-crystal oscillator is used as the main clock (f(XIN)), connect this external circuit and a quartz-crystal oscillator to pins XIN and XOUT at the shortest distance. Then, execute the CYCK instruction. A feedback resistor is built in between pins XIN and XOUT (Figure 56).

(6) External clock

When the external clock signal for the main clock (f(XIN)) is used, connect the clock source to XIN pin and XOUT pin open. In program, after the CMCK instruction is executed, set main clock (f(XIN)) oscillation start to be enabled (MR1=0).

For this product, when RAM back-up mode and main clock (f(XIN)) stop (MR1=1), XIN pin is fixed to "H" in order to avoid the through current by floating of internal logic. The XIN pin is fixed to "H" until main clock (f(XIN)) oscillation starts to be valid (MR1=0) by the CMCK instruction from reset state. Accordingly, when an external clock is used, connect a 1 k Ω or more resistor to XIN pin in series to limit of current by competitive signal.




Fig. 53 Handling of XIN and XOUT when operating on-chip oscillator




Fig. 54 Ceramic resonator external circuit




Fig. 55 External RC oscillation circuit




Fig. 56 External quartz-crystal circuit




Fig. 57 External clock input circuit



Notice: This is not a final specification. Some parametric limits are subject to change.

(7) Clock control register MR

Register MR controls system clock. Set the contents of this register through register A with the TMRA instruction. In addition, the TAMR instruction can be used to transfer the contents of register MR to register A.

(8) Clock control register RG

Register RG controls start/stop of on-chip oscillator. Set the contents of this register through register A with the TRGA instruction.

Table 20 Clock control registers

Table 20 C	lock control registers						
	Clock control register MR		at	reset : 11112	at RAM back-up : 11112 R/W TAMR/ TMRA		
		MRз	MR2		Operation mode		
MR3		0	0	Through mode (free	quency not divided)		
	Operation mode selection bits	0	1	Frequency divided by 2 mode			
MR ₂		1	0	Frequency divided by 4 mode			
		1	1	Frequency divided by 8 mode			
MR1	Main clock f(XIN) oscillation circuit control bit	0		Main clock (f(XIN)) oscillation enabled			
IVIIX	IMAIN CIOCK I(XIN) OSCIIIATION CITCUIT CONTROL DIL	1		Main clock (f(XIN)) oscillation stop			
MR ₀	System clock oscillation source selection bit	0		Main clock (f(XIN))			
ININO		1		On-chip oscillator clock (f(RING))			

Clock control register RG			at reset : 02	at RAM back-up : 02	W TRGA		
RG ₀	On-chip oscillator (f(RING)) control bit	0	On-chip oscillator (f(RING)) oscillation enabled				
KG0		1	On-chip oscillator (f(RING)) oscillation stop				

Note: "R" represents read enabled, and "W" represents write enabled.

ROM ORDERING METHOD

- 1.Mask ROM Order Confirmation Form*
- 2.Mark Specification Form*
- 3.Data to be written to ROM, in EPROM form (three identical copies) or one floppy disk.
- * For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com/en/rom).



LIST OF PRECAUTIONS

Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. 0.1 μ F) between pins VDD and Vss at the shortest distance.
- equalize its wiring in width and length, and
- use relatively thick wire.

In the One Time PROM version, CNVss pin is also used as VPP pin. Accordingly, when using this pin, connect this pin to Vss through a resistor about 5 k Ω (connect this resistor to CNVss/ VPP pin as close as possible).

② Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

3 Register initial values 2

The initial value of the following registers are undefined at RAM backup. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

Stack registers (SKs)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

⑤ Multifunction

- The input/output of P30 and P31 can be used even when INT0 and INT1 are selected.
- The input/output of De can be used even when CNTR0 (input) is selected.
- \bullet The input of D6 can be used even when CNTR0 (output) is selected.
- The "H" output of C can be used even when CNTR1 (output) is selected.

Prescaler

Stop counting and then execute the TABPS instruction to read from prescaler data.

Stop counting and then execute the TPSAB instruction to set prescaler data.

⑦ Timer count source

Stop timer 1, 2, 3 and 4 counting to change its count source.

® Reading the count value

Stop timer 1, 2, 3 or 4 counting and then execute the data read instruction (TAB1, TAB2, TAB3, TAB4) to read its data.

Writing to the timer

Stop timer 1, 2, 3 or 4 counting and then execute the data write instruction (T1AB, T2AB, T3AB, T4AB) to write its data.

[®]Writing to reload register R1, R3, R4H

When writing data to reload register R1, reload register R3 or reload regiser R4H while timer 1, timer 3 or timer 4 is operating, avoid a timing when timer 1, timer 3 or timer 4 underflows.

10 Timer 4

Avoid a timing when timer 4 underflows to stop timer 4 at the use of PWM output function.

When "H" interval extension function of the PWM signal is set to be "valid", set "1" or more to reload register R4H.

Timer input/output pin

When the PWM signal is output from C/CNTR1 pin, set the output latch of port C to "0".

[®] Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
- The watchdog timer function is valid after system is returned from the RAM back-up state. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up state, and stop the watchdog timer function.
- When the watchdog timer function and RAM back-up function are used at the same time, execute the WRST instruction before system enters into the RAM back-up state and initialize the flag WDF1.



d. Product

⁽⁴⁾ Period measurement circuit

When a period measurement circuit is used, clear bit 0 of register I1 to "0", and set a timer 1 count start synchronous circuit to be "not selected".

Start timer operation immediately after operation of a period measurement circuit is started.

When the edge for measurement is input until timer operation is started from the operation of period measurement circuit is started, the count operation is not executed until the timer operation becomes valid. Accordingly, be careful of count data.

When data is read from timer, stop the timer and clear bit 2 of register W5 to "0" to stop the period measurement circuit, and then execute the data read instruction.

Depending on the state of timer 1, the timer 1 interrupt request flag (T1F) may be set to "1" when the period measurement circuit is stopped by clearing bit 2 of register W5 to "0". In order to avoid the occurrence of an unexpected interrupt, clear the bit 2 of register V1 to "0" (refer to Figure 58①) and then, stop the bit 2 of register W5 to "0" to stop the period measurement circuit.

In addition, execute the SNZT1 instruction to clear the T1F flag after executing at least one instruction (refer to Figure 58²).

Also, set the NOP instruction for the case when a skip is performed with the SNZT1 instruction (refer to Figure 58[®]).

While a period measurement circuit is operating, the timer 1 interrupt request flag (T1F) is not set by the timer 1 underflow signal, it is the flag for detecting the completion of period measurement.

When a period measurement circuit is used, select the sufficiently higher-speed frequency than the signal for measurement for the count source of a timer 1.

When the signal for period measurement is D6/CNTR0 pin input, do not select D6/CNTR0 pin input as timer 1 count source.

(The XIN input is recommended as timer 1 count source at the time of period measurement circuit use.)

When the input of P30/INT0 pin is selected for measurement, set the bit 3 of a register I1 to "1", and set the input of INT0 pin to be enabled.




Fig. 58 Period measurement circuit program example



P30/INT0 pin

• Note [1] on bit 3 of register I1

When the input of the INT0 pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

Depending on the input state of the P30/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 59 ①) and then, change the bit 3 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 59 @).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 59 ③).

Fig. 59 External 0 interrupt program example-1

- When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INTO pin is disabled, be careful about the following notes.
- When the input of INT0 pin is disabled (register I13 = "0"), set the key-on wakeup function to be invalid (register K20 = "0") before system enters to the RAM back-up mode. (refer to Figure 60①).

```
LA 0 ; (XXX02)
TK2A ; Input of INT0 key-on wakeup invalid .. ①
DI
EPOF
POF ; RAM back-up

X: these bits are not used here.
```

Fig. 60 External 0 interrupt program example-2

Note on bit 2 of register I1

When the interrupt valid waveform of the P30/INT0 pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

Depending on the input state of the P30/INT0 pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 61①) and then, change the bit 2 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 612).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 61®).




Fig. 61 External 0 interrupt program example-3

@P31/INT1 pin

• Note [1] on bit 3 of register I2

When the input of the INT1 pin is controlled with the bit 3 of register I2 in software, be careful about the following notes.

Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 3 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 62[®]) and then, change the bit 3 of register I2.

In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 62²).

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 62³).

Fig. 62 External 1 interrupt program example-1

about the following notes.

- Note [2] on bit 3 of register I2
 When the bit 3 of register I2 is cleared to "0", the RAM back-up mode is selected and the input of INT1 pin is disabled, be careful
- When the input of INT1 pin is disabled (register I23 = "0"), set the key-on wakeup function to be invalid (register K22 = "0") before system enters to the RAM back-up mode. (refer to Figure 63①).

```
LA 0 ; (X0XX2)

TK2A ; Input of INT1 key-on wakeup invalid .. ①

DI

EPOF

POF ; RAM back-up

X: these bits are not used here.
```

Fig. 63 External 1 interrupt program example-2

Note on bit 2 of register I2

When the interrupt valid waveform of the P31/INT1 pin is changed with the bit 2 of register I2 in software, be careful about the following notes.

Depending on the input state of the P31/INT1 pin, the external 1 interrupt request flag (EXF1) may be set when the bit 2 of register I2 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 1 of register V1 to "0" (refer to Figure 64①) and then, change the bit 2 of register I2.

In addition, execute the SNZ1 instruction to clear the EXF1 flag to "0" after executing at least one instruction (refer to Figure 642).

Also, set the NOP instruction for the case when a skip is performed with the SNZ1 instruction (refer to Figure 64³).




Fig. 64 External 1 interrupt program example-3



⊕ A/D converter-1

- When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."
- Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.
- Clear the bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode.
- The A/D conversion completion flag (ADF) may be set when the operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a value to the register Q1, and execute the SNZAD instruction to clear the ADF flag.

LA 8 ; (X0XX2)
TV2A ; The SNZAD instruction is valid①
LA 0 ; (0XXX2)
TQ1A ; Operation mode of A/D converter is changed from comparator mode to A/D conversion mode.

SNZAD
NOP

X: these bits are not used here.

Fig. 65 A/D converter program example-3

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/discharge noise is generated and the sufficient A/D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01 μ F to 1 μ F) to analog input pins (Figure 66).

When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 67. In addition, test the application products sufficiently.




Fig. 66 Analog input external circuit example-1




Fig. 67 Analog input external circuit example-2

[®]POF instruction

When the POF instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state.

Note that system cannot enter the RAM back-up state when executing only the POF instruction.

Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction and the POF instruction continuously.

@Program counter

Make sure that the PC does not specify after the last page of the built-in ROM.

Power-on reset

When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to the value of supply voltage or more must be set to 100 μs or less. If the rising time exceeds 100 μs , connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.

2 Note on voltage drop detection circuit

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

When the supply voltage of a microcomputer falls below to the minimum value of recommended operating conditions and regoes up (ex. battery exchange of an application product), depending on the capacity value of the bypass capacitor added to the power supply pin, the following case may cause program failure (Figure 68);

supply voltage does not fall below to VRST-, and its voltage re-goes up with no reset.

In such a case, please design a system which supply voltage is once reduced below to VRST- and re-goes up after that.




Fig. 68 VDD and VRST

© Clock control

Execute the main clock (f(XIN)) selection instruction (CMCK, CRCK or CYCK instruction) in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

The oscillation circuit by the CMCK, CRCK or CYCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these instructions is valid.

The CMCK, CRCK, and CYCK instructions can be used only to select main clock (f(XIN)). In this time, the start of oscillation and the switch of system clock are not performed.

When the CMCK, CRCK, and CYCK instructions are never executed, main clock (f(XIN)) cannot be used and system can be operated only by on-chip oscillator.

The no operated clock source (f(RING)) or (f(XIN)) cannot be used for the system clock. Also, the clock source (f(RING) or f(XIN)) selected for the system clock cannot be stopped.

⊕ On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

When considering the oscillation stabilize wait time at the switch of clock, be careful that the variable frequency of the on-chip oscillator clock.

® External clock

When the external clock signal for the main clock (f(XIN)) is used, connect the clock source to XIN pin and XOUT pin open. In program, after the CMCK instruction is executed, set main clock (f(XIN)) oscillation start to be enabled (MR1=0).

For this product, when RAM back-up mode and main clock (f(XIN)) stop (MR1=1), XIN pin is fixed to "H" in order to avoid the through current by floating of internal logic. The XIN pin is fixed to "H" until main clock (f(XIN)) oscillation start to be valid (MR1=0) by the CMCK instruction from reset state. Accordingly, when an external clock is used, connect a 1 k Ω or more resistor to XIN pin in series to limit of current by competitive signal.

@Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCU

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the One time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

☑ Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.



CONTROL REGISTERS

Interrupt control register V1		at reset : 00002		at RAM back-up : 00002	R/W TAV1/TV1A
V13	V/4 - Timon Q into much a rable bit		Interrupt disabled	(SNZT2 instruction is valid)	
V 13	Timer 2 interrupt enable bit	1	Interrupt enabled (SNZT2 instruction is invalid)	
V12	Timer 1 interrupt enable bit	0	Interrupt disabled	(SNZT1 instruction is valid)	
V 12	Timer Timerrupt enable bit -	1	Interrupt enabled (SNZT1 instruction is invalid)	
V11	External 1 interrupt anable hit	0	Interrupt disabled	(SNZ1 instruction is valid)	
V 11	External 1 interrupt enable bit	1	Interrupt enabled (SNZ1 instruction is invalid)	
\/10	External 0 interrupt enable bit	0	Interrupt disabled	(SNZ0 instruction is valid)	
V10		1	Interrupt enabled (SNZ0 instruction is invalid)	

Interrupt control register V2		at reset : 00002		at RAM back-up : 00002	R/W TAV2/TV2A		
V23 Not used		0	This his has a few all a had an Hawkey with a				
V23	Not used	1	This bit has no function, but read/write is enabled.				
\/Os	V22 A/D interrupt enable bit	0	Interrupt disabled (SNZAD instruction is valid)				
V Z2		1	Interrupt enabled (SNZAD instruction is invalid)			
1/0	Timer 4 interrupt enable bit	0	Interrupt disabled (SNZT4 instruction is valid)				
V21	Timer 4 interrupt enable bit	1	Interrupt enabled (SNZT4 instruction is invalid)				
\/Os	Timor 2 interrupt anable hit	0	Interrupt disabled (SNZT3 instruction is valid)				
V20	Timer 3 interrupt enable bit	1	Interrupt enabled (SNZT3 instruction is invalid)			

Interrupt control register I1		at reset : 00002		at RAM back-up : state retained	R/W TAI1/TI1A			
l13	I13 INT0 pin input control bit (Note 2)		INT0 pin input disa	bled				
113	IN TO pill input control bit (Note 2)	1	INT0 pin input ena	INT0 pin input enabled				
		0	Falling waveform/"	L" level ("L" level is recognized with	the SNZI0			
112	Interrupt valid waveform for INT0 pin/		instruction)					
112	return level selection bit (Note 2)	/ 1	Rising waveform/"H" level ("H" level is recognized with the SNZI0					
		'	instruction)					
l1 ₁	INT0 pin edge detection circuit control bit	0	One-sided edge detected					
'''	IN 10 pin eage detection circuit control bit	1	Both edges detected					
I10	INT0 pin Timer 1 count start synchronous	0	Timer 1 count start	synchronous circuit not selected				
110	circuit selection bit	1 Timer 1 count start synchronous circuit select						

	Interrupt control register I2		reset : 00002	at RAM back-up : state retained	R/W TAI2/TI2A	
123	INT1 pin input control bit (Note 2)	0	INT1 pin input disa	abled		
123	in i pin input control bit (Note 2)	1	INT1 pin input ena	bled		
		0	Falling waveform/"	L" level ("L" level is recognized with	the SNZI1	
122	Interrupt valid waveform for INT1 pin/ return level selection bit (Note 2)		instruction)			
122		1	Rising waveform/"H" level ("H" level is recognized with the SNZI1			
		'	instruction)			
121	INT1 pin edge detection circuit control bit	0	One-sided edge detected			
121	INT I pin eage detection circuit control bit	1	Both edges detected			
120	INT1 pin Timer 3 count start synchronous	0	Timer 3 count start	t synchronous circuit not selected		
120	circuit selection bit	1	Timer 3 count start	t synchronous circuit selected		

Notes 1: "R" represents read enabled, and "W" represents write enabled.



^{2:} When the contents of I12, I13 I22 and I23 are changed, the external interrupt request flag (EXF0, EXF1) may be set to "1".

	Clock control register MR		at	reset : 11112	at RAM back-up : 11112 R/W TAMR/ TMRA			
		MRз	MR2		Operation mode			
MR3		0	0	Through mode (free	quency not divided)			
	Operation mode selection bits	0	1	Frequency divided I	Frequency divided by 2 mode			
MR ₂		1	0	Frequency divided by 4 mode				
		1	1	Frequency divided by 8 mode				
MR1	Main clock f(YIN) ascillation circuit control bit	()	Main clock (f(XIN))	oscillation enabled			
IVIIX	Main clock f(XIN) oscillation circuit control bit	1		Main clock (f(XIN)) oscillation stop				
MR ₀	System clock oscillation source selection bit	0		Main clock (f(XIN))				
IVIIXU	System clock oscillation source selection bit	1		On-chip oscillator clock (f(RING))				
	•		·		**			

Clock control register RG		í	at reset : 02	at RAM back-up : 02	W TRGA			
RG ₀	On-chip oscillator (f(RING)) control bit	0	On-chip oscillator (On-chip oscillator (f(RING)) oscillation enabled				
KG0		1	On-chip oscillator (f(RING)) oscillation stop					

Timer control register PA		at reset : 02		1	at RA	AM back-up : 02	W TPAA
PA ₀	Prescaler control bit	0	Stop (state initialize	ed)			
FAU		1	Operating				

	Timer control register W1			reset : 00002	at RAM back-up : state retained	R/W TAW1/TW1A
W13	Timer 1 count auto-stop circuit selection bit (Note 2)	(0 Timer 1 count auto-stop circuit not selected 1 Timer 1 count auto-stop circuit selected			
W12	Timer 1 control bit	0 Stop (state retained 1 Operating			1)	
W11		W11 0	W10 0	Instruction clock (IN		
W10	Timer 1 count source selection bits	1	0	Prescaler output (C XIN input CNTR0 input	DRCLK)	

						5 ***
Timer control register W2		at reset : 00002		reset : 00002	at RAM back-up : state retained	R/W TAW2/TW2A
W23	CNTPO output signal soloction bit	()	Timer 1 underflow	signal divided by 2 output	
1123	CNTR0 output signal selection bit	_	l	Timer 2 underflow	signal divided by 2 output	
W22	Timer 2 control bit	0		Stop (state retained)		
V V Z Z		•	1 Operating			
,,,,	Timer 2 count source selection bits	W21	W20		Count source	
W21		0	0	System clock (STC	K)	
		0	1	Prescaler output (ORCLK)		
W20		1	0	Timer 1 underflow	signal (T1UDF)	
		1	1	PWM signal (PWMOUT)		

Notes 1: "R" represents read enabled, and "W" represents write enabled.



^{2:} This function is valid only when the timer 1 count start synchronous circuit is selected (I10="1").

Timer control register W3		at reset : 00002		reset : 00002	at RAM back-up : state retained	R/W TAW3/TW3A
W33	Timer 3 count auto-stop circuit selection	(0 Timer 3 count auto-		-stop circuit not selected	
*****	bit (Note 2)		1	Timer 3 count auto-	-stop circuit selected	
W32	Times 2 control bit	0		Stop (state retained)		
VV32	Timer 3 control bit	•	1 Operating			
	Timer 3 count source selection bits (Note 3)	W31	W30		Count source	
W31		0	0	PWM signal (PWMOUT)		
		0	1	Prescaler output (ORCLK)		
W30		1	0	Timer 2 underflow signal (T2UDF)		
		1	1	CNTR1 input		

Timer control register W4		at reset : 00002		at RAM back-up : 00002	R/W TAW4/TW4A	
W43	CNTR1 pin function selection bit	0	CNTR1 output inva	alid		
VV43	CIVITY PINTUNCTION SELECTION DIT	1	CNTR1 output vali	CNTR1 output valid		
W42 PWM signal	PWM signal	0	PWM signal "H" interval expansion function invalid			
VV42	"H" interval expansion function control bit	1	PWM signal "H" interval expansion function valid			
W41	Timer 4 control bit	0	Stop (state retaine	d)		
VV41	Timer 4 control bit	1	Operating	/		
W40	Timer 4 count source selection bit	0	XIN input			
VV40		1	Prescaler output (0	ORCLK) divided by 2		

Timer control register W5		at reset : 00002		reset : 00002	at RAM back-up : state retained	R/W TAW5/TW5A
W53	Not used		1	This bit has no fund	ction, but read/write is enabled.	
W52	W52 Period measurement circuit control bit)	Stop		
VV32			1	Operating		
	Signal for period measurement selection bits	W51	W50	Count source		
W51		0	0	On-chip oscillator (f(RING/16))	
		0	1	CNTR ₀ pin input		
W50		1	0	INT0 pin input		
		1	1	Not available		

Timer control register W6		at reset : 00002		at RAM back-up : state retained	R/W TAW6/TW6A	
W63 CNTR1 pin input count edge selection bit		0	Falling edge			
*****	CNTR1 pin input count edge selection bit	1	Rising edge	Rising edge		
W62	CNTR0 pin input count edge selection bit	0) Falling edge			
***02	CNTRO pin input count edge selection bit	1	Rising edge			
W61	CNTR1 output auto-control circuit	0	CNTR1 output aut	o-control circuit not selected		
	selection bit		CNTR1 output auto-control circuit selected			
W60	D6/CNTR0 pin function selection bit	0	D6 (I/O) / CNTR0 (input)			
VV00		1	CNTR0 (I/O) /D6 (input)			



^{2:} This function is valid only when the timer 3 count start synchronous circuit is selected (I20="1").

^{3:} The port C output is invalid when CNTR1 output is selected for the timer 3 count source.

A/D control register Q1		at reset : 00002		at RAM back-up : state retained	R/W TAQ1/TQ1A	
Q13	Q13 A/D operation mode selection bit		A/D conversion mo	A/D conversion mode		
QIS	A/D operation mode selection bit	1	Comparator mode			
012	Q12 Not used	0	This bit has no function, but read/write is enabled.			
Q12		1				
Q11	Not used	0	This his has no formation, host read (conitation and his			
QII	NOT USEU	1	This bit has no function, but read/write is enabled.			
Q10	Analog input pin selection bits	0	AIN0			
ا بن		1	AIN1			

A/D control register Q2		at reset : 00002		at RAM back-up : state retained	R/W TAQ2/TQ2A	
Q23 Not used		0	This hit has no function but road/units is enabled			
Q23 Not used	Not used	1	This bit has no function, but read/write is enabled.			
022	Q22 Not used	0	This hit has no function but read/urite is enabled			
Q22		1	This bit has no function, but read/write is enabled.			
Q21	D64/Albia pin function coloration bit	0	P61	40		
QZI	P61/AIN1 pin function selection bit	1	AIN1			
Q20 P60	D6a/Alkia pin function calcution hit	0	P60	<i>7</i>		
	P60/AIN0 pin function selection bit	1	AIN0			

A/D control register Q3		at reset : 00002		reset : 00002	at RAM back-up : state retained	R/W TAQ3/TQ3A
Q33	Not used		0 1	This bit has no fund	ction, but read/write is enabled.	
Q32	A/D converter operation clock selection bit	0		Instruction clock (INSTCK) On-chip oscillator (f(RING))		
		Q31	Q30		Division ratio	
Q31		0	0	Frequency divided	by 6	
	A/D converter operation clock division	0	1	Frequency divided	by 12	
Q30	ratio selection bits	1	0	Frequency divided by 24		
		1	1	Frequency divided	by 48	



PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change.

	Key-on wakeup control register K0	at	reset : 00002	at RAM back-up : state retained	R/W TAK0/TK0A
I/Os	Pins P12 and P13 key-on wakeup	0 Key-on wakeup not		used	
K03	control bit	1	Key-on wakeup use	ed	
I/Os	Pins P10 and P11 key-on wakeup	0	Key-on wakeup not	used	
K02	control bit	1	Key-on wakeup use	ed	
K01	Pins P02 and P03 key-on wakeup	0	Key-on wakeup not	used	
KU1	control bit	1	Key-on wakeup use	ed	
L/Oo	Pins P00 and P01 key-on wakeup	0	Key-on wakeup not	used	
K0 0	control bit	1	Key-on wakeup use	ed	
	Key-on wakeup control register K1	at	reset : 00002	at RAM back-up : state retained	R/W TAK1/TK1A
K13	Ports P02 and P03 return condition selection	0	Return by level		
K13	bit	1	Return by edge		
K12	Ports P02 and P03 valid waveform/	0	Falling waveform/"L	." level	
K12	level selection bit	1	Rising waveform/"H	l" level	
K11	Ports P01 and P00 return condition selection	0	Return by level		
KII	bit	1	Return by edge	40	
K1 0	Ports P01 and P00 valid waveform/	0	Falling waveform/"L	" level	
KIU	level selection bit	1	Rising waveform/"H	" level	
	Key-on wakeup control register K2	at	reset : 00002	at RAM back-up : state retained	R/W TAK2/TK2A
K2 3	INT1 pin return condition selection bit	0	Return by level		
NZ3	INT I pin return condition selection bit	1	Return by edge		
K22	INIT4 nin kov on wakaun centre hit	0	Key-on wakeup not	used	
NZ2	INT1 pin key-on wakeup contro bit	1 🎻	Key-on wakeup use	ed	
K21	INT0 pin return condition selection bit	0 Return by level			
NZ I	11410 piii returii condition selection bit	1	Return by edge		
K2 0	INT0 pin key-on wakeup contro bit	0	Key-on wakeup not	used	
NZU	in to pill key-off wakeup contro bit	1	Key-on wakeup use	ed	



PRELIMINARY
Notice: This is not a final specification. Some parametric limits are subject to change.

Pull-up control register PU0		at reset : 00002		at RAM back-up : state retained	R/W TAPU0/ TPU0A
PU03	P03 pin pull-up transistor	0	Pull-up transistor O	FF	
PU03	control bit	1	Pull-up transistor O	N	
PU02	P02 pin pull-up transistor	0	Pull-up transistor O	FF	
PU02	control bit	1	Pull-up transistor O	N	
DUO	P01 pin pull-up transistor	0	Pull-up transistor O	FF	
PU01	control bit	1 Pull-up transistor (N	
DUO	P0o pin pull-up transistor	0 Pull-up transistor		FF	
PU00	control bit	1	Pull-up transistor O	N	
	Pull-up control register PU1	at	reset : 00002	at RAM back-up : state retained	R/W TAPU1/ TPU1A
PU13	P13 pin pull-up transistor	0	Pull-up transistor O	FF	
PU13	control bit	1	Pull-up transistor O	N	
DUIA	P12 pin pull-up transistor	0	Pull-up transistor O	FF N	
PU12	control bit	1	Pull-up transistor O	N	
DUIA	P11 pin pull-up transistor	0	Pull-up transistor O	FF	·
PU11	control bit	1	Pull-up transistor O	N .	
DUA	P10 pin pull-up transistor	0	Pull-up transistor O	FF	
PU10	control bit	1	Pull-up transistor O	N	



Port output structure control register FR0		at reset : 00002		at RAM back-up : state retained	W TFR0A	
ED0s	Ports P12, P13 output structure selection	0	N-channel open-dra	ain output		
FR03	bit	1	CMOS output			
ED0s	Ports P10, P11 output structure selection		N-channel open-drain output			
FR02	bit	1	1 CMOS output			
EDO.	Ports P02, P03 output structure selection	0	N-channel open-dra	ain output		
FR01	bit	1	CMOS output			
ED00	Ports P00, P01 output structure selection	0	N-channel open-dra	ain output		
FR00	bit	1	CMOS output			

Por	Port output structure control register FR1		reset : 00002 at RAM back-up : state retained TFR			
FR13	Dant Do autout atmost up a alastica hit	0	N-channel open-drain output			
FK13	Port D3 output structure selection bit	1	CMOS output			
ED4-	Dark Darastand atmost and a face bit	0	N-channel open-drain output	output		
FR12	Port D2 output structure selection bit	1	CMOS output			
ED4.	Bard Daniel at a transfer and a first bit	0	N-channel open-drain output			
FR11	Port D1 output structure selection bit	1	CMOS output			
ED4.	Dark Darastand atmost and a first life	0	N-channel open-drain output			
FR10	Port Do output structure selection bit	1	CMOS output			

Por	t output structure control register FR2	at reset : 00002		at RAM back-up : state retained	W TFR2A	
FR23	Not used	0	This bit has no fund	function, but write is enabled.		
FR22	Port D6/CNTR0 output structure selection bit	0	N-channel open-dra	ain output		
FR21	Port D5 output structure selection bit	0	N-channel open-dra	ain output		
FR20	Port D4 output structure selection bit	0	N-channel open-dra	ain output		

8-bit general-purpose register SI	at reset : undefined	at RAM back-up : undefined	R/W					
8-bit general purpose register.								
8-bit data can be transferred between register A and reg	gister B with the TABSI and TSI	IAB instructions.						



Notice: This is not a final specification. Some parametric limits are subject to change.

PRELIMINARY

INSTRUCTIONS

The 4583 Group has the 149 instructions. Each instruction is described as follows;

- (1) Index list of instruction function
- (2) Machine instructions (index by alphabet)
- (3) Machine instructions (index by function)
- (4) Instruction code table

SYMBOL

The symbols shown below are used in the following list of instruction function and the machine instructions.

Symbol	Contents	Symbol	Contents
Α	Register A (4 bits)	PS	Prescaler
В	Register B (4 bits)	T1	Timer 1
DR	Register DR (3 bits)	T2	Timer 2
E	Register E (8 bits)	T3	Timer 3
V1	Interrupt control register V1 (4 bits)	T4	Timer 4
V2	Interrupt control register V2 (4 bits)	T1F	Timer 1 interrupt request flag
11	Interrupt control register I1 (4 bits)	T2F	Timer 2 interrupt request flag
12	Interrupt control register I2 (4 bits)	T3F	Timer 3 interrupt request flag
MR	Clock control register MR (4 bits)	T4F	Timer 4 inte <mark>rrupt re</mark> quest flag
RG	Clock control register RG (1 bit)	WDF1	Watchdog timer flag
PA	Timer control register PA (1 bit)	WEF	Watchdog timer enable flag
W1	Timer control register W1 (4 bits)	INTE	Interrupt enable flag
W2	Timer control register W2 (4 bits)	EXF0	External 0 interrupt request flag
W3	Timer control register W3 (4 bits)	EXF1	External 1 interrupt request flag
W4	Timer control register W4 (4 bits)	P	Power down flag
W5	Timer control register W5 (4 bits)	ADF	A/D conversion completion flag
W6	Timer control register W6 (4 bits)		7.12 Conversion Completion may
Q1	A/D control register Q1 (4 bits)	D	Port D (7 bits)
Q2	A/D control register Q2 (4 bits)	P0	Port P0 (4 bits)
Q3	A/D control register Q3 (4 bits)	P1	Port P1 (4 bits)
PU0	Pull-up control register PU0 (4 bits)	P2	Port P2 (3 bits)
PU1	Pull-up control register PU1 (4 bits)	P3	Port P3 (2 bits)
FR0	Port output format control register FR0 (4 bits)	P6	Port P6 (4 bits)
FR1	Port output format control register FR1 (4 bits)		1 01(1 0 (4 51(0)
FR2	Port output format control register FR2 (4 bits)	x	Hexadecimal variable
K0	Key-on wakeup control register K0 (4 bits)	y y	Hexadecimal variable
K1	Key-on wakeup control register K1 (4 bits)	y Z	Hexadecimal variable Hexadecimal variable
K2	Key-on wakeup control register K2 (4 bits)	p	Hexadecimal variable
SI	General-purpose register SI (8 bits)	n	Hexadecimal constant
X	Register X (4 bits)	i	Hexadecimal constant
Ŷ	Register Y (4 bits)	i	Hexadecimal constant
z	Register Z (2 bits)	л АзА2А1А0	Binary notation of hexadecimal variable A
DP	Data pointer (10 bits)	ASAZATAU	(same for others)
	(It consists of registers X, Y, and Z)		(Same for others)
PC	Program counter (14 bits)	,	Direction of data movement
PCH	High-order 7 bits of program counter	\leftarrow \leftrightarrow	Data exchange between a register and memory
PCL	Low-order 7 bits of program counter	?	Decision of state shown before "?"
SK	Stack register (14 bits X 8)	: ()	Contents of registers and memories
SP	Stack pointer (3 bits)	_	Negate, Flag unchanged after executing instruction
CY	Carry flag	M(DP)	RAM address pointed by the data pointer
RPS	Prescaler reload register (8 bits)	a	Label indicating address as as a4 a3 a2 a1 a0
R1	Timer 1 reload register (8 bits)		Label indicating address as a
R2	Timer 2 reload register (8 bits)	p, a	in page p5 p4 p3 p2 p1 p0
R3	Timer 3 reload register (8 bits)	ا ا	Hex. C + Hex. number x
R4L	Timer 4 reload register (8 bits)	C +	TION. O T TION. HUITIDOT A
R4H	Timer 4 reload register (8 bits)	х	
13411	Timor - rolodu rogistor (o bits)		
1	ctions of the 4583 Group has the skip function to unexecute t		

Note: Some instructions of the 4583 Group has the skip function to unexecute the next described instruction. The 4583 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.



INDEX LIST OF INSTRUCTION FUNCTION

Group-	Mnemonic	F INSTRUCTION FUNCT Function	Page		Group-	Manager	Formation:	Deriv
ing			Page		ing	Mnemonic	Function	Page
	TAB	(A) ← (B)	102, 122		_	XAMI j	$(A) \leftarrow \rightarrow (M(DP))$	121, 122
	ТВА	(B) ((A)	112, 122		ısfe		$(X) \leftarrow (X)EXOR(j)$	
	IDA	(B) ← (A)	112, 122		trar		$j = 0 \text{ to } 15$ $(Y) \leftarrow (Y) + 1$	
	TAY	$(A) \leftarrow (Y)$	111, 122		ster		(1) ← (1) + 1	
					regi	тма ј	$(M(DP)) \leftarrow (A)$	114, 122
	TYA	$(Y) \leftarrow (A)$	120, 122		RAM to register transfer		$(X) \leftarrow (X)EXOR(j)$	
	TEAD	(F7 F4) ((P)	112, 122		RA		j = 0 to 15	
<u>.</u>	TEAB	$(E7-E4) \leftarrow (B)$ $(E3-E0) \leftarrow (A)$	112, 122			LA n	(A) ← n	90, 124
Register to register transfer		(23 20) ((1)				LAII	n = 0 to 15	90, 124
r tra	TABE	(B) ← (E7–E4)	104, 122					
jiste		(A) ← (E3–E0)				TABP p	(SP) ← (SP) + 1	104, 124
Je C			440 400				$(SK(SP)) \leftarrow (PC)$	
er to	TDA	$(DR2-DR0) \leftarrow (A2-A0)$	112, 122				(PCH) ← p	
gist	TAD	$(A_2-A_0) \leftarrow (DR_2-DR_0)$	105, 122				$(PCL) \leftarrow (DR2-DR0, A3-A0)$ $(DR2) \leftarrow 0$	
R _e	1,715	$(A3) \leftarrow 0$,			X	$(DR_2) \leftarrow 0$ $(DR_1, DR_0) \leftarrow (ROM(PC))_{9,8}$	
							$(B) \leftarrow (ROM(PC))7-4$	
	TAZ	$(A1, A0) \leftarrow (Z1, Z0)$	112, 122				$(A) \leftarrow (ROM(PC))3-0$	
	(A3, A2) ← 0		.0		$(PC) \leftarrow (SK(SP))$			
	TAX	$(A) \leftarrow (X)$	111, 122				(SP) ← (SP) − 1	
	IAA	(A) ← (A)				AM	$(A) \leftarrow (A) + (M(DP))$	84, 124
	TASP	(A2−A0) ← (SP2−SP0)	109, 122			/ ((V)		04, 124
		(A3) ← 0			_	AMC	$(A) \leftarrow (A) + (M(DP)) + (CY)$	84, 124
			91, 122		Arithmetic operation		(CY) ← Carry	
	LXY x, y	$(X) \leftarrow x \ x = 0 \text{ to } 15$ $(Y) \leftarrow y \ y = 0 \text{ to } 15$	91, 122		ber		(4)	04.404
es		(1) ← y y = 0 to 13			etic o	A n	$(A) \leftarrow (A) + n$ $n = 0 \text{ to } 15$	84, 124
ress	LZ z	$(Z) \leftarrow z z = 0 \text{ to } 3$	91, 122		hme		11 - 0 10 13	
add					Arit	AND	$(A) \leftarrow (A) \text{ AND } (M(DP))$	85, 124
RAM addresses	INY	$(Y) \leftarrow (Y) + 1$	90, 122					
<u>~</u>	DEV		88, 122			OR	$(A) \leftarrow (A) OR (M(DP))$	93, 124
	DEY	$(Y) \leftarrow (Y) - 1$	00,			00	(CV) . 1	06 404
	TAM j	$(A) \leftarrow (M(DP))$	107, 122			SC	(CY) ← 1	96, 124
	,	$(X) \leftarrow (X)EXOR(j)$				RC	(CY) ← 0	94, 124
<u>_</u>		j = 0 to 15						
ansfe			120, 122			SZC	(CY) = 0 ?	100, 124
er tra	XAM j	$(A) \leftarrow \rightarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$	120, 122			0.44	(A) (A)	07.404
giste		$ j\rangle = 0$ to 15				СМА	$(A) \leftarrow (\overline{A})$	87, 124
o re) = 0 to 10				RAR	\rightarrow CY \rightarrow A3A2A1A0 \rightarrow	93, 124
RAM to register transfer	XAMD j	$(A) \leftarrow \rightarrow (M(DP))$	120, 122					,
l ₹		$(X) \leftarrow (X)EXOR(j)$						
		j = 0 to 15						
		$(Y) \leftarrow (Y) - 1$						

Note: p is 0 to 127 for M34583MD/ED.

INDEX LIST OF INSTRUCTION FUNCTION (continued)

	LIST O	FINSTRUCTION FUNCT	ION (co	<u>ntin</u>				
Group- ing	Mnemonic	Function	Page		Group- ing	Mnemonic	Function	Page
	SB j	(Mj(DP)) ← 1	95, 124			DI	(INTE) ← 0	88, 128
_		j = 0 to 3				EI	(INTE) ← 1	88, 128
Bit operation	RB j	$(Mj(DP)) \leftarrow 0$	93, 124					·
t ope	j = 0 to 3		SNZ0	V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) \leftarrow 0	97, 128			
i <u>a</u>	SZB j	(Mj(DP)) = 0 ?	100, 124				V10 = 1: NOP	
		j = 0 to 3				SNZ1	V11 = 0: (EXF1) = 1 ?	97, 128
uo c	SEAM	(A) = (M(DP)) ?	97, 124			ONZT	After skipping, (EXF1) \leftarrow 0	37, 120
Comparison operation	SEA n	(A) = n ?	97, 124				V11 = 1: NOP	
Com	SLATI	n = 0 to 15	97, 124			SNZI0	I12 = 1 : (INT0) = "H" ?	98, 128
	Ва	(DCL) (00 00	85, 126	1	Ē		I12 = 0 : (INT0) = "L" ?	
1	Ба	(PCL) ← a6–a0	65, 120		eratic	SNZI1	I22 = 1 : (INT1) = "H" ?	98, 128
erati	BL p, a	$(PCH) \leftarrow p$	85, 126		ot ope		I22 = 0 : (INT1) = "L" ?	
Branch operation		(PCL) ← a6–a0			Interrupt operation	TAV1	(A) ← (V1)	109, 128
Bran	$ DLA p (POH) \leftarrow p$	T)/4 A	()(4) ((A)	110 100				
		$(POL) \leftarrow (DR2-DR0, A3-A0)$		1	\sim	TV1A	(V1) ← (A)	118, 128
	ВМ а	(SP) ← (SP) + 1	86, 126			TAV2	(A) ← (V2)	109, 128
	(SK(SP)) ← (PC) (PCH) ← 2 (PCL) ← a6–a0					TV2A	(V2) ← (A)	118, 128
_			TA14	(A) (14)	105 100			
Subroutine operation	BML p, a	(SP) ← (SP) + 1	86, 126			TAI1	(A) ← (I1)	105, 128
edo ($(SK(SP)) \leftarrow (PC)$				TI1A	$(I1) \leftarrow (A)$	113, 128
outine		(PCH) ← p (PCL) ← a6–a0				TAI2	(A) ← (I2)	106, 128
Subre	DMI A =	(CD) - (CD) - 4	00 400			TIOA	(10) . (A)	440, 400
	BMLA p	(SP) ← (SP) + 1 (SK(SP)) ← (PC)	86, 126			TI2A	(I2) ← (A)	113, 128
		(PCH) ← p				TPAA	(PA0) ← (A0)	115, 128
		$(PCL) \leftarrow (DR2-DR0, A3-A0)$				TAW1	(A) ← (W1)	109, 128
	RTI	$(PC) \leftarrow (SK(SP))$	95, 126			T10/4 0	(1)	440, 400
		(SP) ← (SP) − 1			_	TW1A	(W1) ← (A)	118, 128
	RT	$(PC) \leftarrow (SK(SP))$	95, 126		ratior	TAW2	(A) ← (W2)	110, 128
ion		(SP) ← (SP) – 1			r ope	TW2A	(W2) ← (A)	118, 128
oerati	RTS (PC) ← (SK(SP)) 95, 126	Timer operation						
Return operation		(SP) ← (SP) − 1			TAW3	(A) ← (W3)	110, 128	
Retu						TW3A	(W3) ← (A)	119, 128
Noto: p is	0 to 127 for 1	// // // // // // // // // // // // //						

Group- ing	Mnemonic	F INSTRUCTION FUNC	Page		Group- ing	Mnemonic	Function	Page
	TAW4	(A) ← (W4)	110, 128		_	T4HAB	(R4H7–R4H4) ← (B) (R4H3–R4H0) ← (A)	102, 130
	TW4A	(W4) ← (A)	119, 128			TR1AB	(R17–R14) ← (B) (R13–R10) ← (A)	117, 130
	TAW5	(A) ← (W5)	110, 130					
	TW5A	(W5) ← (A)	119, 130			TR3AB	(R37–R34) ← (B) (R33–R30) ← (A)	117, 130
	TAW6	(A) ← (W6)	111, 130			T4R4L	(T47–T44) ← (R4L7–R4L4)	102, 130
	TW6A	(W6) ← (A)	119, 130		ration	SNZT1	V12 = 0: (T1F) = 1 ? After skipping, (T1F) \leftarrow 0 V12 = 1: NOP	99, 132
	TABPS	(B) ← (TPS7–TPS4)	104, 130		obe			
		$(A) \leftarrow (TPS3-TPS0)$	101,100		Timer operation	SNZT2	V13 = 0: (T2F) = 1 ? After skipping, (T2F) ← 0	99, 132
	TPSAB	(RPS7–RPS4) ← (B) (TPS7–TPS4) ← (B)	115, 130			O	V13 = 1: NOP	
		$(RPS3-RPS0) \leftarrow (A)$				SNZT3	V20 = 0: (T3F) = 1 ?	99, 132
		$(TPS3-TPS0) \leftarrow (A)$					After skipping, (T3F) \leftarrow 0 V20 = 1: NOP	33, 132
	TAB1	(B) ← (T17–T14)	103, 130		0			
		$(A) \leftarrow (T13-T10)$,		5	SNZT4	V21 = 0: (T4F) = 1 ? After skipping, (T4F) ← 0	99, 132
tion	T1AB	(R17–R14) ← (B)	101, 130				V21 = 1: NOP	
era		$(T17-T14) \leftarrow (B)$				IAP0	(A) ← (P0)	89, 132
9 7		$(R13-R10) \leftarrow (A)$				17 (1 0	(7) (10)	00, 102
Timer operation		(T13–T10) ← (A)				ОР0А	(P0) ← (A)	91, 132
	TAB2	(B) ← (T27–T24) (A) ← (T23–T20)	103, 130			IAP1	(A) ← (P1)	89, 132
	T2AB	$(R27-R24) \leftarrow (B)$	101, 130			OP1A	(P1) ← (A)	92, 132
		$(T27-T24) \leftarrow (B)$ $(R23-R20) \leftarrow (A)$				IAP2	$(A_2-A_0) \leftarrow (P_{22}-P_{20}) (A_3) \leftarrow 0$	89, 132
		$(T23-T20) \leftarrow (A)$			ation	OP2A	(P22−P20) ← (A2−A0)	92, 132
	TAB3	(B) ← (T37–T34) (A) ← (T33–T30)	103, 130		ıt oper	IAP3	(A) ← (P3)	90, 132
	T3AB	(R37–R34) ← (B)	101, 130		Input/Output operation	ОРЗА	(P3) ← (A)	92, 132
		(T37−T34) ← (B)			ıput	IAP6	(A) ((D6)	90, 132
		(R33–R30) ← (A)			=	IAFO	(A) ← (P6)	90, 132
		(T33−T30) ← (A)				OP6A	(P6) ← (A)	92, 132
	TAB4	(B) ← (T47–T44)	103, 130					
		(A) ← (T43–T40)						
	T4AB	(R4L7–R4L4) ← (B)	102, 130					
		$(T47-T44) \leftarrow (B)$ $(R4L3-R4L0) \leftarrow (A)$						
		$(R4L3-R4L0) \leftarrow (A)$ $(T43-T40) \leftarrow (A)$						
		(173 170) (7)						

	CLD	(D) ← 1	1	1 ∣	ing			
			86, 132			TABAD	In A/D conversion mode , (B) \leftarrow (AD9–AD6)	104, 136
	RD	(D(Y)) ← 0	94, 132				$(A) \leftarrow (AD5-AD2)$	
		(Y) = 0 to 6					In comparator mode,	
							(B) ← (AD7–AD4)	
	SD	(D(Y)) ← 1	96, 132				$(A) \leftarrow (AD3-AD0)$	
		(Y) = 0 to 6				TALA	(A3, A2) ← (AD1, AD0)	107, 136
	SZD	(D(Y)) = 0 ?	101, 132			IALA	$(A_1, A_0) \leftarrow (A_0, A_0)$	107, 130
		(Y) = 0 to 6						
						TADAB	(AD7–AD4) ← (B)	105, 136
	RCP	(C) ← 0	94, 132				$(AD3-AD0) \leftarrow (A)$	
	SCP	(C) ← 1	96, 132			ADST	(ADF) ← 0	84, 136
	301	(0) ← 1	90, 132		ion	ADST	A/D conversion starting	04, 130
	TAPU0	(A) ← (PU0)	107, 132		erat			
					A/D operation	SNZAD	V22 = 0: (ADF) = 1 ?	98, 136
	TPU0A	(PU0) ← (A)	115, 132		\{		After skipping, (ADF) ← 0	
Input/Output operation	TAPU1	(A) ((DU4)	100 122		(V22 = 1: NOP	
pper	IAPUI	(A) ← (PU1)	108, 132		0	TAQ1	(A) ← (Q1)	108, 136
ont o	TPU1A	(PU1) ← (A)	116, 132	1		.,,,,,,	(4.)	100, 100
Out		, , ,				TQ1A	(Q1) ← (A)	116, 136
but/	TAK0	(A) ← (K0)	106, 134					
_	TICOA	(160)	474 404			TAQ2	(A) ← (Q2)	108, 136
	TK0A	(K0) ← (A)	114, 134			TQ2A	(Q2) ← (A)	116, 136
	TAK1	(A) ← (K1)	106, 134			IQZA	$(\omega z) \leftarrow (n)$	110, 130
		(1.4)	, , , , , ,			TAQ3	(A) ← (Q3)	108, 136
	TK1A	(K1) ← (A)	114, 134					
		'O'				TQ3A	(Q3) ← (A)	116, 136
	TAK2	(A) ← (K2)	106, 134			CNACK	Caramia reconstar calcuted	07.404
	TK2A	(K2) ← (A)	114, 134			CMCK	Ceramic resonator selected	87, 134
	IIIZA	(NZ) (- (A)	114, 154			CRCK	RC oscillator selected	87, 134
	TFR0A	(FR0) ← (A)	112, 134		_			,
					Clock operation	CYCK	Quartz-crystal oscillator selected	87, 134
	TFR1A	(FR1) ← (A)	113, 134		ber		(50)	
	TFR2A	(FR2) ← (A)	113, 134		ş	TRGA	$(RG_0) \leftarrow (A_0)$	117, 134
	IFRZA	(FR2) ← (A)	113, 134		ö	TAMR	$(A) \leftarrow (MR)$	107, 134
						.,	(, , (, , , , , , , , , , , , , , , ,	
						TMRA	$(MR) \leftarrow (A)$	115, 134

INDEX LIST OF INSTRUCTION FUNCTION (continued)

Group-		FINSTRUCTION FUNCT		l
ing	Mnemonic	Function	Page	
	NOP	(PC) ← (PC) + 1	91, 136	
	POF	Transition to RAM back-up mode	93, 136	
	EPOF	POF instruction valid	89, 136	
	SNZP	(P) = 1 ?	98, 136	
	DWDT	Stop of watchdog timer function enabled	88, 136	
Other operation	RBK	p6 ← 0 when TABP p instruction is executed	94, 136	
Other	SBK	p6 ← 1 when TABP p instruction is executed	96, 136	400
	WRST	(WDF1) = 1? After skipping, $(WDF1) \leftarrow 0$	120, 136	(8)
	SVDE	at RAM back-up: Voltage drop detection cicuit valid	100, 136	0,0
	SRST	System reset occurrence	100, 136	C
	TABSI	$(B) \leftarrow (SI7-SI4) \ (A) \leftarrow (SI3-SI0)$	105, 136	
	TSIAB	$(SI7-SI4) \leftarrow (B) (SI3-SI0) \leftarrow (A)$	117, 136	



MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

^ n (^dd n	and accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	l and a	
	0 0 0 1 1 0 11 11 11 11 12	1	1	_	Overflow = 0
Operation:	$(A) \leftarrow (A) + n$	Grouping:	Arithmetic	operation	
	n = 0 to 15		n: Adds the	value n in	the immediate field to
			register A,	and stores	a result in register A.
			The content	s of carry fla	g CY remains unchanged.
					ction when there is no
					t of operation.
					struction when there is
			overflow a	s the resul	t of operation.
	conversion STart)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 0 1 1 1 1 1 2 2 9 F 16	words	cycles		
		1		_	_
Operation:	$(ADF) \leftarrow 0$	Grouping:	A/D conve	rsion opera	ation
	Q13 = 0: A/D conversion starting	Description	n: Clears (0)	to A/D c	onversion completion
	Q13 = 1: Comparator operation starting		flag ADF, a	and the A/D	conversion at the A/D
	(Q13 : bit 3 of A/D control register Q1)			•	13 = 0) or the compara-
					comparator mode (Q13
			= 1) is star	ted.	
AM (Add a	ccumulator and Memory)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 0 1 0 1 0 ₂ 0 0 A	words	cycles		
	2	1	1	_	_
Operation:	$(A) \leftarrow (A) + (M(DP))$	Grouping:	Arithmetic	operation	
	· O	Description			f M(DP) to register A.
					egister A. The contents
			of carry fla	g CY rema	ins unchanged.
AMC (Add	accumulator, Memory and Carry)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 0 1 0 1 1 0 0 B	words	cycles		'
	16	1	1	0/1	_
Operation:	$(A) \leftarrow (A) + (M(DP)) + (CY)$	Grouping:	Arithmetic	operation	
	(CY) ← Carry				f M(DP) and carry flag
					res the result in regis-
			ter A and c		-

AND (logic	cal AND between accumulator and memory)		,		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	Flag C1	Skip condition
	16	1	1	_	_
Operation:	$(A) \leftarrow (A) \text{ AND } (M(DP))$	Grouping:	Arithmetic	•	
		Description			ation between the con-
				-	and the contents of e result in register A.
B a (Branc	th to address a)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 1 1 a6 a5 a4 a3 a2 a1 a0 2 1 8 a 16	words	cycles		
		1	1	_	_
Operation:	(PCL) ← a6 to a0	Grouping:	Branch op	eration	
·	, ,	Description	: Branch wit	hin a page	: Branches to address
			a in the ide	entical pag	e.
		Note:			ddress within the page
			including tl	his instruct	ion.
BL p, a (B	ranch Long to address a in page p)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 1 1 1 p4 p3 p2 p1 p0 2 0 E p	words	cycles		
		2	2	_	_
	1 0 p5 a6 a5 a4 a3 a2 a1 a0 2 2 p a a a	Grouping:	Branch op	eration	
Operation:	(PCH) ← p	Description	: Branch out	t of a page	: Branches to address
-	(PCL) ← a6 to a0		a in page p	ο.	
		Note:	p is 0 to 12	27 for M34	583MD/ED.
	, () [*]				
	anch Long to address (D) + (A) in page p)	1,, , .		El 001	
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 1 0 0 0 0 1	2	2	_	
		2			_
	1 0 p5 p4 0 0 p3 p2 p1 p0 2 2 p p p 16	Grouping:	Branch op	eration	
Operation:	(PCH) ← p	Description			: Branches to address
	$(PCL) \leftarrow (DR2-DR0, A3-A0)$				2 A1 A0)2 specified by
		registers D and A in page p.			
		Note:	p is 0 to 12	27 for M34	583MD/ED.

BM a (Bran	nch and Mark to address a in page 2)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 1 0 a6 a5 a4 a3 a2 a1 a0 1 a a	words	cycles		
	0 1 0 40 45 47 45 42 41 45 2 1 4 4 16	1	1	_	_
Operation:	(SP) ← (SP) + 1	Grouping:	Subroutine	call opera	ation
-	$(SK(SP)) \leftarrow (PC)$	Description	: Call the s	ubroutine	in page 2 : Calls the
	(PCH) ← 2		subroutine	at address	s a in page 2.
	(PCL) ← a6–a0	Note:	Subroutine	e extendir	ig from page 2 to an-
			other page	e can also	be called with the BM
			instruction	when it sta	arts on page 2.
			Be careful	not to over	the stack because the
			maximum l	evel of sub	routine nesting is 8.
BML p, a (Branch and Mark Long to address a in page p)			U.	
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 1 1 0 p4 p3 p2 p1 p0 2 0 C p	words	cycles		
	0 0 1 1 0 p4 p3 p2 p1 p0 ₂ 0 +p p 16	2	2	_	_
	1 0 p5 a6 a5 a4 a3 a2 a1 a0 2 2 p a a a6				
		Grouping:	Subroutine		
Operation:	$(SP) \leftarrow (SP) + 1$	Description	: Call the su	broutine :	Calls the subroutine at
	$(SK(SP)) \leftarrow (PC)$		address a		
	(PCH) ← p	Note:	•		583MD/ED.
	(PCL) ← a6–a0				the stack because the
			maximum l	evel of sub	routine nesting is 8.
	Branch and Mark Long to address (D) + (A) in page p	<u> </u>	ı	1	
Instruction	D9 D0	Number of words	Number of	Flag CY	Skip condition
code	0 0 0 0 1 1 0 0 0 0 2 0 3 0 16		cycles		
		2	2	_	_
	1 0 p5 p4 0 0 p3 p2 p1 p0 2 2 p p ₁₆	Grouping:	Subroutine	call opera	ation
Operation:	(SP) ← (SP) + 1				Calls the subroutine at
	$(SK(SP)) \leftarrow (PC)$				Ro A3 A2 A1 A0)2 speci-
	$(PCH) \leftarrow p$		fied by reg	isters D ar	nd A in page p.
	$(PCL) \leftarrow (DR2-DR0, A3-A0)$	Note:	p is 0 to 12	27 for M34	583MD/ED.
			Be careful	not to over	the stack because the
			maximum l	evel of sub	routine nesting is 8.
CLD (CLea	ar port D)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 0 0 0 1	words	cycles		
	16	1	1	_	_
Operation:	(D) ← 1	Grouping:	Input/Outp	ut operatio	on
•	,		: Sets (1) to		
			. ()		

Iplement of Accumulator)							
D9 D0 0 0 1 1 1 1 0 0 0 1 C	Number of words	Number of cycles	Flag CY	Skip condition			
	1	1	_	_			
$(A) \leftarrow \overline{(A)}$	Grouping:	Arithmetic	operation				
	Description	Description: Stores the one's complement for regist A's contents in register A.					
ock select: ceraMic oscillation ClocK)			O .				
D9 D0	Number of words	Number of cycles	Flag CY	Skip condition			
16	1	<u> </u>	_	_			
Ceramic oscillation circuit selected	Grouping:	Clock cont	rol operation	on			
	Description	: Selects th	e ceramic	oscillation circuit for			
G	O	main clock	f(XIN).				
ock select: Rc ascillation Clack)							
	Number of	Number of	Flag CV	Skip condition			
	words		riag CT	Skip condition			
1 0 1 0 0 1 1 0 0 1 1 1 0 1 1 ₂ 2 9 B ₁₆	1	1	-	-			
RC oscillation circuit selected	Grouping:	Clock cont	rol operation	on			
·O·	Description	: Selects th	e RC osci	llation circuit for main			
4.01		clock f(XIN).				
ock select: crYstal oscillation ClocK)							
D9 D0 1 0 1 1 1 0 1 2 9 D	Number of words	Number of cycles	Flag CY	Skip condition			
116	1	1	_	-			
Quartz-crystal oscillation circuit selected	Grouping: Description	: Selects the	e quartz-cr				
	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Number of words Number of words Number of words	Do	De			



DEV (DEar	rement register V					
Instruction	rement register Y)	Number of	Number of	Flag CY	Ckin condition	
code	D9 D0	words	cycles	Flag C1	Skip condition	
code	0 0 0 0 0 1 0 1 1 1 1 2 0 1 7 16	1	1	_	(Y) = 15	
Operation:	(Y) ← (Y) − 1	Grouping:	RAM addr	esses		
Operation.					contents of register Y.	
					action, when the con-	
					15, the next instruction	
			is skipped	. When the	contents of register Y	
			is not 15, t	he next in	struction is executed.	
				· Cı		
				1		
DI (Disable	e Interrupt)			O '		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 0 0 0 0 0 1 0 0 2 0 0 4	words	cycles			
		1	1	_	_	
Operation:	(INTE) ← 0	Grouping:	Interrupt co	ontrol oper	ation	
- -	(= /	Description			enable flag INTE, and	
			disables th	e interrupt		
		Note:			by executing the DI in-	
		7	struction a	fter execut	ing 1 machine cycle.	
	sable WatchDog Timer)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 1 0 0 1 1 1 0 0 ₂ 2 9 C ₁₆	words 1	cycles 1	_		
		'	'	_	_	
Operation:	Stop of watchdog timer function enabled	Grouping:	Other oper	ation		
•	'O '	Description	: Stops the	watchdog	timer function by the	
					after executing the	
			DWDT inst	truction.		
	. () '					
El (Enable	Interrupt					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 0 0 0 1 0 1 0 5	words	cycles	i lag C i	Skip condition	
oouc	0 0 0 0 0 0 0 1 0 1 2 0 0 5 16	1	1	_	_	
				<u> </u>		
Operation:	(INTE) ← 1	Grouping:	Interrupt co		_	
		Description			enable flag INTE, and	
		enables the interrupt. Note: Interrupt is enabled by executing the EI in-				
					ing 1 machine cycle.	
					5	

EPOF (Ena	abla DC	E inc	etructio	n)	•										
Instruction	D9	'I II IS	Structio)11)			D ₀					Number of	Number of	Flag CY	Skip condition
code	0 0	0	1 0	1	1 () 1	1], [0) 5	; [3 16	words	cycles	l lag C1	Skip condition
								J2 L			10	1	1	-	_
Operation:	POF in	struct	ion valid	ł								Grouping:	Other oper	ation	
												Description	: Makes the	immediate	e after POF instruction
													valid by ex	ecuting the	EPOF instruction.
IAP0 (Inpu	t Accun	nulat	or fron	n poi	t P0)									
Instruction	D9			0			D ₀	1 _	,		$\overline{}$	Number of words	Number of cycles	Flag CY	Skip condition
	1 0	0	1 1	0	0 0	0 0	0	2 2	2 6) (D ₁₆	1	1	_	-
Operation:	(A) ← (P0)											Grouping:	Input/Outp	ut operation	n
•												Grouping: Input/Output operation Description: Transfers the input of port P0 to register A			
									S		.9	O			
IAP1 (Inpu	t Accun	nulat	or fron	n por	t P1)				P						
Instruction	D9						D ₀				_	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0	0	1 1	0	0 (0 0	1	2 2	2 6	6	116	1	1	_	_
Operation:	(A) ←	(P1)		- 4								Grouping:	Input/Outp	ut operation	n
	<			•	0							Description	: Transfers	the input o	f port P1 to register A.
IAP2 (Inpu		nulat	or fron	n por	t P2)										
Instruction	D9						D ₀	1 —		_	\neg	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0	0	1 1	0	0 (0 1	0	2 2	2 6	6 2	216	1	1	_	_
Operation:	(A2-A0) ← (I	P22–P2	o)								Grouping:	Input/Outp	ut operation	n
	$(A2-A0) \leftarrow (P22-P20)$ $(A3) \leftarrow 0$											f port P2 to register A.			

IAP3 (Inpu	t Accumulator from port P3)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 0 1 1 0 0 0 1 1 2 2 6 3 16	words	cycles				
		1	1	_	-		
Operation:	(A) ← (P3)	Grouping:	Input/Outp	ut operatio	n		
		Description	: Transfers t	the input of	port P3 to register A.		
		, ch					
IAP6 (Inpu	t Accumulator from port P6)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	1 0 0 1 1 0 0 1 1 0 2 6 6	words	cycles	riag 0 i			
	16	1	1	_	_		
Operation:	(A) ← (P6)	Grouping:	Input/Outp	ut operatio	n		
		Description: Transfers the input of port P6 to register A.					
		0					
	C C						
INV (INcre	ment register Y)						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition		
code	0 0 0 0 0 1 0 0 1 1 3	words	cycles		·		
	0 0 0 0 1 0 1 1 1 2 0 1 1 6	1	1	_	(Y) = 0		
Operation:	(Y) ← (Y) + 1	Grouping:	RAM addre	esses			
орогино					s of register Y. As a re		
			sult of ac	ddition, w	hen the contents o		
			-		e next instruction is		
	, () ·				ontents of register Y is		
			not 0, the i	next instru	ction is executed.		
I A n // occ	In in Accumulator)						
	In in Accumulator)	Number of	Number of	Flag CV	Skin condition		
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
Instruction	· · · · · · · · · · · · · · · · · · ·		Number of cycles	Flag CY	Continuous		
Instruction code	D9	words 1	cycles 1	_			
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	cycles 1 Arithmetic	- operation	Continuous description		
Instruction code	D9	words 1	cycles 1 Arithmetic Loads the	- operation	Continuous description		
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	cycles 1 Arithmetic Loads the register A.	operation value n in	Continuous description		
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	cycles 1 Arithmetic: Loads the register A. When the	operation value n in	Continuous description the immediate field to tions are continuously		
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	Arithmetic: Loads the register A. When the coded and	operation value n in LA instruct	Continuous description the immediate field to tions are continuously only the first LA in		
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	cycles 1 Arithmetic: Loads the register A. When the coded and struction	operation value n in LA instruct d executed is executed	Continuous		

	Load register X and Y with x and y)	•			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 1 x3 x2 x1 x0 y3 y2 y1 y0 3 X y 16	words	cycles		
	16	1	1	-	Continuous description
Operation:	$(X) \leftarrow x x = 0 \text{ to } 15$	Grouping:	RAM addr	esses	
	$(Y) \leftarrow y \ y = 0 \text{ to } 15$: Loads the	value x in	the immediate field to
			register X,	and the va	alue y in the immediate
				_	hen the LXY instruc-
					y coded and executed,
			•		struction is executed
			ously are s		ections coded continu-
177 (Load	I register Z with z)		ously are s	skipped.	
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 0 1 0 21 20 0 4 8 16	words	cycles	l lag C l	Skip condition
	<u> </u>	1	1	_	-
Operation:	$(Z) \leftarrow z z = 0 \text{ to } 3$	Grouping:	RAM addre		
		Description		value z in	the immediate field to
			register Z.		
NOP (No (OPeration)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16	words	cycles		
	2	1	1	_	_
Operation:	(PC) ← (PC) + 1	Grouping:	Other ope	ration	
	70	Description	•		1 to program counter
			value, and	l others rer	nain unchanged.
OP0A (Ou	tput port P0 from Accumulator)	I			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 0 0 0 0 0 2 2 0 46	words	cycles		
	16	1	1	_	_
Operation:	(P0) ← (A)	Grouping:	Input/Outp	out operation	on
					s of register A to port
			P0.		
		1			

OP1A (Out	tout no	rt D1	from	۸۵۵۱	ımııla	tor)								
Instruction	D9	ILFI	пош	ACCC	imula	101)	D ₀				Number of	Number of	Flag CY	Skip condition
code	1 0	0	0 /	1 0	0	0 0	1	2	2	1 40	words	cycles	Flag C1	Skip condition
		<u> </u>								16	1	1	_	_
Operation:	(P1) ←	- (A)									Grouping:	Input/Outp	ut operatio	n
											Description	: Outputs th P1.	ne content	s of register A to port
													\C	\
OP2A (Out	tput po	rt P2	from	Αςςι	ımula	tor)							V	
Instruction code	D9	0	0 /	1 0	0	0 1	D ₀	2	2	2 16	Number of words	Number of cycles	Flag CY	Skip condition
										10	1	1	_	-
Operation:	(P2) ←	- (A)									Grouping:	Input/Outp		
										_0	Description	: Outputs th P2.	ne content	s of register A to port
									0	9				
OP3A (Ou	tput po	rt P3	from	Accı	umula	itor)								
Instruction code	D9	0 0	0	1 0	0	0 1	D ₀	2	2	3 16	Number of words	Number of cycles	Flag CY	Skip condition
		·		-	4					16	1	1	_	-
Operation:	(P3) ÷	– (A)			0						Grouping:	Input/Outp		
	•				,						Description	P3.	ne content	s of register A to port
OP6A (Out	tput po	rt P6	from	Accı	ımula	itor)					•			
Instruction	D9			1 0		4 4	D ₀				Number of words	Number of cycles	Flag CY	Skip condition
code	1 (0	0	1 0	0	1 1	0	2 2	2	6 16	1	1	-	-
Operation:	(P6) ÷	– (A)									Grouping: Description	Input/Outp i: Outputs th P6.		n s of register A to port
														_

OR (logical	OR between accumulator and memory)							
Instruction code	D9 D0 0 0 0 1 1 0 0 1 2 0 1 9 16	Number of words	Number of cycles	Flag CY	Skip condition			
	0 0 0 0 0 1 1 1 0 0 1 2 0 1 9 16	1	1	_	_			
Operation:	$(A) \leftarrow (A) OR (M(DP))$	Grouping:	Arithmetic	operation				
		Description:	Takes the	OR operat	ion between the con-			
			tents of register A and the cor M(DP), and stores the result in reg					
POF (Powe	er OEf)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	0 0 0 0 0 0 0 1 0 2 16	words	cycles	_				
					_			
Operation:	Transition to RAM back-up mode	Grouping:	Other oper	ration				
		Description		-	RAM back-up state by			
					struction after execut-			
		Note:	ing the EP		tion. n is not executed before			
		Note.	executing this instruction, this instruction i					
					instruction.			
RAR (Rota	ate Accumulator Right)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	0 0 0 0 0 1 1 1 0 1 ₂ 0 1 D ₁₆	words 1	cycles 1	0/1	_			
Operation:	→[CY]→[A3A2A1A0] ₁	Grouping:	Arithmetic	operation				
Operation.	701 7 NONZATAU				ontents of register A in-			
					of carry flag CY to the			
	60/		right.		, 0			
RB j (Rese	et Bit)							
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition			
	16	1	1	_	_			
Operation:	$(Mj(DP)) \leftarrow 0$	Grouping:	Bit operati	on				
	j = 0 to 3	Description			nts of bit j (bit specified e immediate field) of			

RBK (Rese	et BanK flag)				
Instruction code	D9 D0 0 0 1 0 0 0 0 0 0 0 4 0 4 0 46	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 1 0 0 0 0 0 0 0 0 0 0 1	1	1	-	-
Operation:	$p6 \leftarrow 0$ when TABP p instruction is executed.	Grouping:	Other oper	ration	
			: Sets refer when the	ring data a TABP p in: iction is val	area to pages 0 to 63 struction is executed. id only for the TABP p
DO (D)	0 " "				
	Carry flag)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	0	-
Operation:	$(CY) \leftarrow 0$	Grouping:	Arithmetic	operation	
		Description	: Clears (0)	to carry fla	g CY.
	0				
RCP (Rese	·			,	
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 0 0 1 1 0 0 ₂ 2 8 C ₁₆	words	cycles		
		1	1	_	_
Operation:	(C) ← 0	Grouping:	Input/Outp		n
	• 0	Description	: Clears (0)	to port C.	
	6.01V				
RD (Reset	port D specified by register Y)				
Instruction		Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 0 1 0 0 2 0 1 4	words	cycles		
	10	1	1	_	_
Operation:	$(D(Y)) \leftarrow 0$	Grouping:	Input/Outp	ut operatio	n
•	However,		: Clears (0)		oort D specified by reg-
	(Y) = 0 to 6		ister Y.		

	,				
	n from subroutine)				
Instruction code	D9 D0 0 0 1 0 0 0 1 0 0 0 4 4 4 4 4 5 5 6 6 6 6 6 6 6 6 6 6 6 6 6	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 1 0 0 1 0 0 2	1	2	-	_
Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return ope	eration	
	$(SP) \leftarrow (SP) - 1$: Returns f	rom subro	outine to the routine
			called the	subroutine	
				,C	C
RTI (ReTu	rn from Interrupt)			D	
Instruction code	D9 D0 0 0 0 1 0 0 0 1 1 0 0 0 4 6 16	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 1 0 0 0 1 1 0 0 16	1	1	_	
Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return ope	eration	
	$(SP) \leftarrow (SP) - 1$	Description	: Returns fr	om interri	upt service routine to
			main routir		
	σ				f data pointer (X, Y, Z)
					s, NOP mode status by
					ption of the LA/LXY in
				-	and register B to the
			states just	before inte	епирі.
	urn from subroutine and Skip)				
Instruction code	D9 D0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 1 0 0 0 1 0 1 2 0 4 5	1	2	_	Skip at uncondition
Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return ope		
	(SP) ← (SP) − 1	Description			outine to the routine
	FOL		struction a		, and skips the next in
SB j (Set E	Bit)	<u> </u>			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 1 0 1 1 1 j j 2 0 5 C +j 16	1	1	_	_
Operation:	(Mj(DP)) ← 1	Grouping:	Bit operation	on	
	j = 0 to 3	Description	: Sets (1) th	e contents	of bit j (bit specified by nediate field) of M(DP)

SBK (Set I	BanK flag)						
Instruction code	D9 D0 0 0 1 0 0 0 0 1 0 0 4 1 40	Number of words	Number of cycles	Flag CY	Skip condition		
0000	0 0 0 1 0 0 0 0 0 0 1 2	1	1	_	-		
Operation:	p6 \leftarrow 1 when TABP p instruction is executed.	Grouping:	Other oper				
		Description: Sets referring data area to pages 64 to 12 when the TABP p instruction is execute This instruction is valid only for the TABP instruction.					
SC (Set Ca	arry flag)	1		U.			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
code	0 0 0 0 0 0 0 1 1 1 1 2	1	4	1	-		
Operation:	(CY) ← 1	Grouping:	Arithmetic	operation			
Фрогашонн			: Sets (1) to		CY.		
	ince	0					
SCP (Set F	Port C)						
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
oodo	1 0 1 0 0 0 1 1 0 0 1 ₂ 2 8 D ₁₆	1	1	-	-		
Operation:	(C) ← 1	Grouping:	Input/Outp	ut operatio	n		
•	'0		: Sets (1) to				
	40/						
SD (Set po	ort D specified by register Y)						
Instruction code	D9 D0 0 0 0 1 0 1 0 1 0 1 5 46	Number of words	Number of cycles	Flag CY	Skip condition		
	0 0 0 0 0 1 0 1 0 1 2 0 1 3 16	1	1	_	-		
Operation:	$(D(Y)) \leftarrow 1$ (Y) = 0 to 6	Grouping: Description	Input/Outp : Sets (1) to ter Y.		n rt D specified by regis-		

SEA n (Ski	ip Equal, Accumulator with immediate data n)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 0 0 1 0 1 0 2 5	words	cycles		•
		2	2	_	(A) = n
	0 0 0 1 1 1 1 n n n n ₂ 0 7 n ₁₆	Grouping:	Compariso	n operatio	n
Operation:	(A) n2				uction when the con-
Operation.	(A) = n ? n = 0 to 15	Dood.ipiioii			equal to the value n in
	11 - 0 10 13		the immedi	-	
			Executes t	he next ins	struction when the con-
			tents of reg	jister A is r	ot equal to the value n
			in the imme		
SEAM (Ski	ip Equal, Accumulator with Memory)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		
	0 0 0 0 1 0 0 1 1 0 2 0 16	1	1	_	(A) = (M(DP))
					., , ,
Operation:	(A) = (M(DP))?	Grouping:	Compariso		
		Description	•		uction when the con-
			-	jister A is e	equal to the contents of
			M(DP).		
					struction when the con-
				-	is not equal to the
			contents of	M(DP).	
SNZ0 (Skip	p if Non Zero condition of external <mark>0 interru</mark> pt reques	t flag)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 1 1 0 0 0 2 0 3 8	words	cycles		
		1	1	_	V10 = 0: (EXF0) = 1
Operation:	V10 = 0: (EXF0) = 1 ?	Grouping:	Interrupt or	peration	
	After skipping, (EXF0) ← 0				os the next instruction
	V10 = 1: SNZ0 = NOP				rupt request flag EXF0
	(V10 : bit 0 of the interrupt control register V1)		is "1." After	r skipping,	clears (0) to the EXF0
	. () *		flag. Wher	the EXF	0 flag is "0," executes
			the next in	struction.	
			When V10	= 1 : This	instruction is equiva-
			lent to the	NOP instru	uction.
SNZ1 (Skip	o if Non Zero condition of external 1 interrupt reques	t flag)			
	D9 D0	Number of	Number of	Flag CY	Skip condition
Instruction		words	cycles		
Instruction code	$\begin{bmatrix} 0 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 0 & 1 & 0 & 3 & 9 \end{bmatrix}$	words	,		
		1	1	_	V11 = 0: (EXF1) = 1
code	0 0 0 0 1 1 1 0 0 1 2 0 3 9 16	1	1	- eration	V11 = 0: (EXF1) = 1
	0 0 0 0 1 1 1 0 0 1 2 0 3 9 16 V11 = 0: (EXF1) = 1 ?	1 Grouping:	1 Interrupt or		` '
code		1 Grouping:	1 Interrupt or When V11	= 0 : Skip	os the next instruction
code		1 Grouping:	1 Interrupt op: When V11 when exter	= 0 : Skip nal 1 inter	os the next instruction rupt request flag EXF1
code		1 Grouping:	Interrupt op: When V11 when exter is "1." After	= 0 : Skip nal 1 inter skipping,	os the next instruction rupt request flag EXF1 clears (0) to the EXF1
code		1 Grouping:	Interrupt op: When V11 when exter is "1." After	= 0 : Skip nal 1 inter skipping, the EXF	os the next instruction rupt request flag EXF1
code		1 Grouping:	1 Interrupt op: When V11 when exter is "1." After flag. When the next ins	= 0 : Skip rnal 1 inter skipping, the EXF struction.	os the next instruction rupt request flag EXF1 clears (0) to the EXF1



SNZAD (SI	kip if	Nor	n Ze	ero c	onc	ditic	on o	of A	//D	CC	nv	er	sior	1 00	mple	eti	on flag)				
Instruction	D9	0	1		0	0	0	1			D ₀	[2	8	7		Number of words	Number of cycles	Flag CY	Skip condition	
			'		<u>- </u>			'				2 l				6	1	1	-	V22 = 0: (ADF) = 1	
Operation:	Afte V22	r ski = 1:	ppino SNZ	F) = ^ g, (A[ZAD = f the i	OF) = NC	DΡ		ntro	l reg	gist	ter \	/2)					Grouping: A/D conversion operation Description: When V22 = 0 : Skips the next instruction when A/D conversion completion flag AL is "1." After skipping, clears (0) to the AL flag. When the ADF flag is "0," executes the next instruction. When V22 = 1 : This instruction is equivalent to the NOP instruction.				
SNZIO (Ski	p if N	lon	Zer	о со	ndi	tion	ı of	ех	teri	na	Ι0	Int	terr	upt	inpu	tρ	oin)		0		
Instruction code	D9 0	0	0	0	1	1	1	0	1	Т	D ₀	, [0	3	Α,	16	Number of words	Number of cycles	Flag CY	Skip condition	
								•									1	1/	_	112 = 0 : (INT0) = "L" 112 = 1 : (INT0) = "H"	
Operation:	I12 = 0 : (INT0) = "L" ? I12 = 1 : (INT0) = "H" ? (I12 : bit 2 of the interrupt control register I1)												Grouping:	Interrupt of		a the next instruction					
												١	Description			ips the next instruction NT0 pin is "L." Executes					
	(112 . Dit 2 of the interrupt control register I1)										51 II	,				when the level of INT0					
	_0														pin is "H."						
																		s the next instruction			
																				Γ0 pin is "H." Executes when the level of INT0	
																pin is "L."	Siluction	when the level of hit to			
SNZI1 (Ski	p if N	lon	Zer	о со	ndi	tion	ı of	ex	terr	na	l 1	Int	terr	upt	inpu	t p			1		
Instruction code	D9	0	0	0	1	1	1	0	1		D ₀) [0	3	В		Number of words	Number of cycles	Flag CY	Skip condition	
		0	U	0			1			•	•	2 l	0	3	Б,	6	1	1	-	I22 = 0 : (INT1) = "L" I22 = 1 : (INT1) = "H"	
Operation:	l22 =	= 0 :	(INT	1) = '	'L" ?	? 👍	^										Grouping:	Interrupt o	peration	,	
			•	1) = '			0										Description			s the next instruction	
	(122	: bit	2 of	the ir	nterr	upt	con	trol	regi	iste	er I2)								T1 pin is "L." Executes when the level of INT1	
																		pin is "H."	Struction	WHICH THE IEVEL OF HAT I	
																		When I22	= 1 : Skip	s the next instruction	
																				Γ1 pin is "H." Executes	
																		the next in pin is "L."	struction v	when the level of INT1	
SNZP (Skip	o if N	on 2	Zero	cor	ndit	ion	of	Po	we	r d	low	'n	flac	1)				piirio L.			
Instruction	D9								_		D ₀			,			Number of	Number of	Flag CY	Skip condition	
code	0	0	0	0	0	0	0	0	1		1	2	0	0	3	6	words 1	cycles 1	_	(P) = 1	
Operation:	(P) :	= 1 ?	1														Grouping:	Other oper			
																	Description	: Skips the r	ext instru	ction when the P flag is	
																			pina. the	P flag remains un-	
																		changed.	rg,o	g . cao dii	
																		ū	the next i	nstruction when the P	



ONITE (OI	· · · · · · · · · · · · · · · · · · ·	<i>(</i> 1)				
	kip if Non Zero condition of Timer 1 interrupt request		ı			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
code	1 0 1 0 0 0 0 0 0 0 0 2 2 8 0 16	1	1	_	V12 = 0: (T1F) = 1	
Operation:	V12 = 0: (T1F) = 1?	Grouping:	Timer oper			
	After skipping, $(T1F) \leftarrow 0$	Description			os the next instruction	
	V12 = 1: SNZT1 = NOP				pt request flag T1F is	
	(V12 = bit 2 of interrupt control register V1)				clears (0) to the T1F	
			_		lag is "0," executes the	
			next instru		instruction is equive	
		When V12 = 1: This instruction is equivalent to the NOP instruction.				
SN7T2 (SI	kip if Non Zero condition of Timer 2 interrupt request	flag)	10.11.10			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 1 0 0 0 0 0 1 2 8 1	words	cycles	l lag C1	Skip condition	
		11	1	-	V13 = 0: (T2F) = 1	
Operation:	V13 = 0: (T2F) = 1 ?	Grouping:	Timer oper	otion		
Operation.	After skipping, $(T2F) \leftarrow 0$	Description			os the next instruction	
	V13 = 1: SNZT2 = NOP	Description			pt request flag T2F is	
	(V13 = bit 3 of interrupt control register V1)				clears (0) to the T2F	
	(1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	9			lag is "0," executes the	
	Ci ²		next instru			
			When V13	= 1 : This	instruction is equiva-	
			lent to the	NOP instru	uction.	
SNZT3 (Sk	kip if Non Zero condition of Timer 3 interrupt request	flag)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 1 0 0 0 0 1 0 2 8 2	words	cycles			
		1	1	_	V20 = 0: (T3F) = 1	
Operation:	V20 = 0: (T3F) = 1 ?	Grouping:	Timer oper	ation		
•	After skipping, (T3F) ← 0		: When V20	= 0 : Skip	os the next instruction	
	V20 = 1: SNZT3 = NOP		when time	r 3 interru	pt request flag T3F is	
	(V20 = bit 0 of interrupt control register V2)				clears (0) to the T3F	
	. () [*]		flag. When	the T3F f	lag is "0," executes the	
			next instru			
					instruction is equiva-	
			lent to the	NOP instru	uction.	
SNZT4 (SI	kip if Non Zero condition of Timer 4 inerrupt request					
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
code	1 0 1 0 0 0 0 1 1 1 2 2 8 3 16	1	1	_	V21 = 0: (T4F) = 1	
				<u> </u>	, ,	
Operation:	V21 = 0: (T4F) = 1?	Grouping:	Timer ope		and the constitution of the constitution	
	After skipping, $(T4F) \leftarrow 0$	Description			ps the next instruction	
	V21 = 1: SNZT4 = NOP (V21 = bit 1 of interrupt control register V2)				upt request flag T4F is clears (0) to the T4F	
	(VZ) - bit i of interrupt control register VZ)				lag is "0," executes the	
			next instru		iag is o, executes the	
					s instruction is equiva-	
			lent to the			
				-		



		, (
	etem ReSeT)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 0 0 0 1 1 2 0 0 1 16	1	1	_	_
Operation:	System reset occurrence	Grouping:	Other oper	ation	
•	•		: System res		
				ď	•
SVDE (Set	Voltage Detector Enable flag)			V	
Instruction	D9 D0 1 0 0 1 0 0 1 1 2 2 9 3 16	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 1 0 0 1 0 0 1 1 2 2 9 3 16	1	1/	_	_
Operation:	At RAM back-up: Voltage drop detection circuit is valid.	Grouping:	Other oper	ation	
		Description			drop detection circuit
				ack-up mo	de when VDCE pin is
	0		"H".		
978 i (Skir	o if Zero, Bit)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	i lag o i	Omp containon
		1	1	_	(Mj(DP)) = 0 $j = 0 to 3$
Operation:	(Mj(DP)) = 0?	Grouping:	Bit operation	on	
	j = 0 to 3	Description	: Skips the	next instr	uction when the con-
					cified by the value j in
					of M(DP) is "0."
			tents of bit		truction when the con-
			torito or bit	, o(D.)	
SZC (Skip	if Zero, Carry flag)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 0 1 1 1 1 0 0 2 F	words	cycles		·
	16	1	1	_	(CY) = 0
Operation:	(CY) = 0 ?	Grouping:	Arithmetic	operation	
		Description			uction when the con-
			tents of ca		
				ping, the	CY flag remains un-
			changed.	he nevt inc	struction when the con-
			tents of the		

MACHINE	INSTRUCTIONS (INDEX BY ALPHABET)	(contine	ueu)			
SZD (Skip	if Zero, port D specified by register Y)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 1 0 0 1 0 0 2 4	words	cycles			
		2	2	_	(D(Y)) = 0 (Y) = 0 to 6	
	0 0 0 0 1 0 1 0 1 1 ₂ 0 2 B ₁₆				(1) = 0 10 0	
Operation:	(D(Y)) = 0?	Grouping:	Input/Outp	ut operation	on	
Operation.	(Y) = 0 to 6	Description: Skips the next instruction when a bit of por				
	(.)		•		er Y is "0." Executes the	
			next instru	ction wher	the bit is "1."	
					~	
				·C		
	nsfer data to timer 1 and register R1 from Accumula		ister B)	V .		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 0 0 1 1 0 0 0 0 2 2 3 0 16	words	cycles			
		1		_	_	
Operation:	(T17–T14) ← (B)	Grouping:	Timer oper	ation		
•	$(R17-R14) \leftarrow (B)$	Description			nts of register B to the	
	$(T13-T10) \leftarrow (A)$				imer 1 and timer 1 re-	
	(R13–R10) ← (A)		_		ransfers the contents of	
		7	-		order 4 bits of timer 1	
			and timer	i reload re	gister R1.	
TOAD /Trac	and an electric testing and an electric DO from Annual and		into a D)			
	nsfer data to timer 2 and register R2 from Accumula	,	· · · · · · · · · · · · · · · · · · ·	FI 0\/	01: 1:::	
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
code	1 0 0 0 1 1 0 0 0 1 2 2 3 1 16	1	1	_	_	
Operation:	$(T27\text{-}T24) \leftarrow (B)$	Grouping:	Timer oper		uta af maniatan B ta tha	
	$(R27-R24) \leftarrow (B)$	Description			its of register B to the imer 2 and timer 2 re-	
	$(T23-T20) \leftarrow (A)$ $(R23-R20) \leftarrow (A)$		ū		nsfers the contents of	
	$(NZ3-NZ0) \leftarrow (N)$		_		order 4 bits of timer 2	
			and timer 2			
T3AB (Tran	nsfer data to timer 3 and register R3 from Accumulat	tor and red	ister B)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 0 0 1 1 0 0 1 0 2 2 3 2	words	cycles	1 .ag 0 .	Chap containen	
		1	1	-	_	
	(To To) (D)	Groupings	Timer oper	rotion		
Operation:	$(T37-T34) \leftarrow (B)$ $(R37-R34) \leftarrow (B)$	Grouping: Description	•		nts of register B to the	
	$(T33-T30) \leftarrow (A)$	Description			imer 3 and timer 3 re-	
	$(R33-R30) \leftarrow (A)$		ū		nsfers the contents of	
	(· · · · · · · · · · · · · · · · · ·		_		order 4 bits of timer 3	
			and timer 3	3 reload re	gister R3.	

T4AB (Trai	nsfer data to timer 4 and register R4L from Accumul	ator and re	gister B)		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 0 0 1 1 2 2 3 3 16	words	cycles		
		1	1	-	_
Operation:	(T47–T44) ← (B)	Grouping:	Timer oper	ation	
Operation.	$(R4L7-R4L4) \leftarrow (B)$				ts of register B to the
	$(T43-T40) \leftarrow (A)$				imer 4 and timer 4 re-
	$(R4L3-R4L0) \leftarrow (A)$ $(R4L3-R4L0) \leftarrow (A)$		-		ansfers the contents of
	$(R4L3-R4L0) \leftarrow (A)$		-		order 4 bits of timer 4
			and timer		
			and unior -	+ Toload To	gister IV4L.
				. ()	
T4HAB (Tr	ansfer data to register R4H from Accumulator and re	egister B)		V	
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 0 1 1 1 2 2 3 7	words	cycles		
	1 0 0 0 1 1 0 1 1 1 2 2 3 7 16	1	1	_	-
	(2.11) 2.11) (2)	Crounings	Timer ener	otion	
Operation:	$(R4H7-R4H4) \leftarrow (B)$	Grouping:	Timer oper		to of register D to the
	$(R4H3-R4H0) \leftarrow (A)$	Description			ts of register B to the
			-		imer 4 and timer 4 re-
			_		ansfers the contents of
			-		order 4 bits of timer 4
			and timer 4	4 reioad re	gister R4H.
T4R4L (Tra	ansfer data to timer 4 from register R4L)	1			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 0 1 0 1 1 1 2 9 7	words	cycles		
	1 0 1 0 0 1 0 1 1 1 2 2 9 7 16	1	1	_	_
Operation:	$(T47\text{-}T44) \leftarrow (R4L7\text{-}R4L4)$	Grouping: Timer operation Description: Transfers the contents of reload registe			
	$(T43-T40) \leftarrow (R4L3-R4L0)$	Description			nts of reload register
			R4L to time	er 4.	
	, () ·				
TAB (Trans	sfer data to Accumulator from register B)	•			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 1 1 1 0 0 1 E	words	cycles		
	16	1	1	_	_
Operation:	$(A) \leftarrow (B)$	Grouping:	Register to	register tr	ansfer
		Description	: Transfers	the conten	ts of register B to reg-
			ister A.		
		1			

TAB1 (Transfer data to Accumulator and register B from timer 1) Instruction code $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
code 1 0 0 1 1 1 0	andition .
	condition
Operation: (B) (/T17-T14) Grouping: Timor operation	_
$(A) \leftarrow (T13-T10)$ Description: Transfers the high-order 4 bits	(T17-T14) of
timer 1 to register B.	,
Transfers the low-order 4 bits	(T13-T10) of
timer 1 to register A.	
TAB2 (Transfer data to Accumulator and register B from timer 2)	
	condition
code 1 0 0 1 1 1 0 0 0 1 2 2 7 1 6 words cycles	
	_
Operation: (B) \leftarrow (T27–T24) Grouping: Timer operation	
(A) ← (T23–T20) Description: Transfers the high-order 4 bits	(T27-T24) of
timer 2 to register B.	
Transfers the low-order 4 bits	(T23-T20) of
timer 2 to register A.	
TAB3 (Transfer data to Accumulator and register B from timer 3)	
	condition
code	
Operation: (B) \leftarrow (T37–T34) Grouping: Timer operation	
(A) \leftarrow (T33–T30) Description: Transfers the high-order 4 bits	(T37-T34) of
timer 3 to register B.	(TO- TO-) - (
Transfers the low-order 4 bits	(133–130) of
timer 3 to register A.	
TAB4 (Transfer data to Accumulator and register B from timer 4)	
TAB4 (Transfer data to Accumulator and register B from timer 4) Instruction De Number of Number of Flag CY Skip	condition
Instruction D9 D0 Number of Number of Flag CY Skip	condition
Instruction D9 D0 Number of Number of Flag CY Skip	condition
Instruction code	condition
	-
	-
	- (T47–T44) of
	- (T47–T44) of
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	- (T47–T44) of
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	- (T47–T44) of

IADAU	ransfer data to Accumulator and register B from regi	ster AD)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 1 1 0 0 1 2 7 9	words	cycles	1.49 0.	Chap containen
0040	1 0 0 1 1 1 1 0 0 1 2 2 7 9 16	1	1	-	_
Operation:	In A/D conversion mode (Q13 = 0),	Grouping:	A/D conver	sion opera	ation
	$(B) \leftarrow (AD9-AD6)$	Description:	mode (Q13 = 0), trans-		
	$(A) \leftarrow (AD5-AD2)$		4 bits (AD9-AD6) of		
	In comparator mode (Q13 = 1),		-	_	r B, and the middle-or-
	$(B) \leftarrow (AD7-AD4)$				D2) of register AD to
	$(A) \leftarrow (AD3-AD0)$				parator mode (Q13 = 1), order 4 bits (AD7–AD4)
	(Q13 : bit 3 of A/D control register Q1)				ter B, and the low-order
			-		egister AD to register A.
TABE (Tra	nsfer data to Accumulator and register B from regist	er E)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		,
	0 0 0 0 1 0 1 0 1 0 2 0 2 A 16	1		_	_
Operation:	(B) ← (E7–E4)	Grouping:	Register to	register tr	ansfer
	$(A) \leftarrow (E3-E0)$	Description		_	order 4 bits (E7-E4) of
			_	-	B, and low-order 4 bits
	0		of register	E to regist	er A.
	ransfer data to Accumulator and register B from Pro	gram mem			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code					
	0 0 1 0 p5 p4 p3 p2 p1 p0 0 8 p	words	cycles		
	0 0 1 0 p5 p4 p3 p2 p1 p0 2 0 0 +p p 16	words 1	3	_	_
Operation:	$0 \ 0 \ 1 \ 0 \ p5 \ p4 \ p3 \ p2 \ p1 \ p0 \ 2 \ 0 \ p1 \ p \ 16$ $(SP) \leftarrow (SP) + 1 \qquad \qquad \textbf{Note:} \ p \ is \ 0 \ to \ 127 \ for$	1	•	- operation	-
Operation:	$(SP) \leftarrow (SP) + 1$ Note: p is 0 to 127 for $(SK(SP)) \leftarrow (PC)$ M34583MD/ED.	1 Grouping:	3 Arithmetic : Transfers bi	ts 9 and 8	
Operation:	$ (SP) \leftarrow (SP) + 1 \\ (SK(SP)) \leftarrow (PC) \\ (PCH) \leftarrow p $	1 Grouping:	3 Arithmetic : Transfers bi to register	ts 9 and 8 B and bit	s 3 to 0 to register A.
Operation:	$ (SP) \leftarrow (SP) + 1 \\ (SK(SP)) \leftarrow (PC) \\ (PCH) \leftarrow p \\ (PCL) \leftarrow (DR2-DR0, A3-A0) $ Note: p is 0 to 127 for M34583MD/ED. When this instruction is executed, be careful not to over the stack	1 Grouping:	Arithmetic: Transfers bito register These bits dress (DR2	ts 9 and 8 B and bit 7 to 0 are DR1 DR0	s 3 to 0 to register A. the ROM pattern in ad- A3 A2 A1 A0)2 specified
Operation:	$ \begin{array}{c} (SP) \leftarrow (SP) + 1 \\ (SK(SP)) \leftarrow (PC) \\ (PCH) \leftarrow p \\ (PCL) \leftarrow (DR2-DR0, A3-A0) \\ (DR2) \leftarrow 0 \\ \end{array} \begin{array}{c} \text{Note: p is 0 to 127 for} \\ M34583MD/ED. \\ When this instruction} \\ \text{is executed, be careful} \\ \text{not to over the stack} \\ \text{because 1 stage of} \\ \end{array} $	1 Grouping:	Arithmetic : Transfers bi to register These bits dress (DR2 by registers	ts 9 and 8 B and bit 7 to 0 are DR1 DR0 A and D ir	s 3 to 0 to register A. the ROM pattern in ad-A3 A2 A1 A0)2 specified a page p.
Operation:	$ (SP) \leftarrow (SP) + 1 \\ (SK(SP)) \leftarrow (PC) \\ (PCH) \leftarrow p \\ (PCL) \leftarrow (DR2-DR0, A3-A0) $ Note: p is 0 to 127 for M34583MD/ED. When this instruction is executed, be careful not to over the stack	1 Grouping:	Arithmetic: Transfers bit to register These bits dress (DR2 by registers The pages v	ts 9 and 8 B and bit 7 to 0 are DR1 DR0 A and D ir which can	s 3 to 0 to register A. the ROM pattern in ad- A3 A2 A1 A0)2 specified
Operation:	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	1 Grouping:	Arithmetic : Transfers bi to register These bits dress (DR2 by registers The pages v after the SB after the RB	B and 8 B and bit 7 to 0 are DR1 DR0 A and D ir which can K instructi	s 3 to 0 to register A. the ROM pattern in ad- A3 A2 A1 A0)2 specified in page p. be referred as follows; on: 64 to 127 on: 0 to 63
Operation:	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	1 Grouping:	Arithmetic: Transfers bit to register These bits dress (DR2 by registers The pages after the RB after syste	ts 9 and 8 B and bit 7 to 0 are DR1 DR0 A and D ir which can K instructing K instructing	s 3 to 0 to register A. the ROM pattern in ad- A3 A2 A1 A0)2 specified a page p. be referred as follows; on: 64 to 127 on: 0 to 63 ased from reset or re-
	$ (SP) \leftarrow (SP) + 1 \\ (SK(SP)) \leftarrow (PC) \\ (PCH) \leftarrow p \\ (PCL) \leftarrow (DR2-DR0, A3-A0) \\ (DR2) \leftarrow 0 \\ (DR1, DR0) \leftarrow (ROM(PC))9, 8 \\ (B) \leftarrow (ROM(PC))7-4 \\ (A) \leftarrow (ROM(PC))3-0 \\ (PC) \leftarrow (SK(SP)) \\ (SP) \leftarrow (SP) - 1 $	1 Grouping: Description	Arithmetic: Transfers bit to register These bits dress (DR2 by registers The pages after the RB after syste	ts 9 and 8 B and bit 7 to 0 are DR1 DR0 A and D ir which can K instructing K instructing	s 3 to 0 to register A. the ROM pattern in ad- A3 A2 A1 A0)2 specified in page p. be referred as follows; on: 64 to 127 on: 0 to 63
TABPS (Tr	$(SP) \leftarrow (SP) + 1 \\ (SK(SP)) \leftarrow (PC) \\ (PCH) \leftarrow p \\ (PCL) \leftarrow (DR2-DR0, A3-A0) \\ (DR2) \leftarrow 0 \\ (DR1, DR0) \leftarrow (ROM(PC))9, 8 \\ (B) \leftarrow (ROM(PC))7-4 \\ (A) \leftarrow (ROM(PC))3-0 \\ (PC) \leftarrow (SK(SP)) \\ (SP) \leftarrow (SP) - 1 \\ (ansfer data to Accumulator and register B from PreServed (SK(SP)) \\ (SP) \leftarrow (SP) - 1 \\ (SP) \leftarrow (SP) - 1 \\ (SP) \leftarrow (SP) + 1 \\ (SP) \leftarrow (SP) + 1 \\ (SP) \leftarrow (SP) + 1 \\ (SP) \leftarrow (SP) - 1 \\ (SP) \leftarrow (SP) + 1 \\ (SP) \leftarrow (SP) - 1 \\$	1 Grouping: Description Scaler)	Arithmetic: Transfers bit to register These bits dress (DR2 by registers The pages vafter the SB after the RB after syster turned from	ts 9 and 8 B and bit 7 to 0 are DR1 DR0 A and D ir which can K instructi K instructi R AM back	s 3 to 0 to register A. the ROM pattern in ad- A3 A2 A1 A0)2 specified a page p. be referred as follows; on: 64 to 127 on: 0 to 63 ased from reset or re-t-up: 0 to 63.
TABPS (Tr	$(SP) \leftarrow (SP) + 1 \\ (SK(SP)) \leftarrow (PC) \\ (PCH) \leftarrow p \\ (PCL) \leftarrow (DR2-DR0, A3-A0) \\ (DR2) \leftarrow 0 \\ (DR1, DR0) \leftarrow (ROM(PC))9, 8 \\ (B) \leftarrow (ROM(PC))7-4 \\ (A) \leftarrow (ROM(PC))3-0 \\ (PC) \leftarrow (SK(SP)) \\ (SP) \leftarrow (SP) - 1 \\ ansfer data to Accumulator and register B from Preserval (SP) (SP) (SP) (SP) (SP) (SP) (SP) (SP)$	1 Grouping: Description	Arithmetic: Transfers bit to register These bits dress (DR2 by registers The pages after the RB after syste	ts 9 and 8 B and bit 7 to 0 are DR1 DR0 A and D ir which can K instructing K instructing	s 3 to 0 to register A. the ROM pattern in ad- A3 A2 A1 A0)2 specified a page p. be referred as follows; on: 64 to 127 on: 0 to 63 ased from reset or re-
TABPS (Tr	$(SP) \leftarrow (SP) + 1 \\ (SK(SP)) \leftarrow (PC) \\ (PCH) \leftarrow p \\ (PCL) \leftarrow (DR2-DR0, A3-A0) \\ (DR2) \leftarrow 0 \\ (DR1, DR0) \leftarrow (ROM(PC))9, 8 \\ (B) \leftarrow (ROM(PC))7-4 \\ (A) \leftarrow (ROM(PC))3-0 \\ (PC) \leftarrow (SK(SP)) \\ (SP) \leftarrow (SP) - 1 \\ (ansfer data to Accumulator and register B from PreServed (SK(SP)) \\ (SP) \leftarrow (SP) - 1 \\ (SP) \leftarrow (SP) - 1 \\ (SP) \leftarrow (SP) + 1 \\ (SP) \leftarrow (SP) + 1 \\ (SP) \leftarrow (SP) + 1 \\ (SP) \leftarrow (SP) - 1 \\ (SP) \leftarrow (SP) + 1 \\ (SP) \leftarrow (SP) - 1 \\$	Grouping: Description Scaler) Number of	Arithmetic: Transfers bit to register These bits dress (DR2 by registers The pages vafter the SB after the RB after system turned from	ts 9 and 8 B and bit 7 to 0 are DR1 DR0 A and D ir which can K instructi K instructi R AM back	s 3 to 0 to register A. the ROM pattern in ad- A3 A2 A1 A0)2 specified a page p. be referred as follows; on: 64 to 127 on: 0 to 63 ased from reset or re-t-up: 0 to 63.
TABPS (Tr	$(SP) \leftarrow (SP) + 1 \\ (SK(SP)) \leftarrow (PC) \\ (PCH) \leftarrow p \\ (PCL) \leftarrow (DR2-DR0, A3-A0) \\ (DR2) \leftarrow 0 \\ (DR1, DR0) \leftarrow (ROM(PC))9, 8 \\ (B) \leftarrow (ROM(PC))7-4 \\ (A) \leftarrow (ROM(PC))3-0 \\ (PC) \leftarrow (SK(SP)) \\ (SP) \leftarrow (SP) - 1 \\ \hline \begin{tabular}{ll} Note: p is 0 to 127 for M34583MD/ED. When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used. \\ \hline \begin{tabular}{ll} SE & SE & SE & SE & SE \\ \hline \begin{tabular}{ll} SE & SE & SE & SE \\ \hline \begin{tabular}{ll} SE & SE & SE & SE \\ \hline \begin{tabular}{ll} SE & SE & SE \\ \hline \begin{tabular}{ll} SE & SE & SE \\ \hline \begin{tabular}{ll} SE & SE & SE \\ \hline \end{tabular}$	Grouping: Description Scaler) Number of words	Arithmetic: Transfers bit to register These bits dress (DR2 by registers The pages vafter the SB after the RB after systeturned from Number of cycles	ts 9 and 8 B and bit 7 to 0 are DR1 DR0 A and D ir which can K instructi K instructi R AM back	s 3 to 0 to register A. the ROM pattern in ad- A3 A2 A1 A0)2 specified a page p. be referred as follows; on: 64 to 127 on: 0 to 63 ased from reset or re-t-up: 0 to 63.
TABPS (Tr	$(SP) \leftarrow (SP) + 1 \\ (SK(SP)) \leftarrow (PC) \\ (PCH) \leftarrow p \\ (PCL) \leftarrow (DR2-DR0, A3-A0) \\ (DR2) \leftarrow 0 \\ (DR1, DR0) \leftarrow (ROM(PC))9, 8 \\ (B) \leftarrow (ROM(PC))7-4 \\ (A) \leftarrow (ROM(PC))3-0 \\ (PC) \leftarrow (SK(SP)) \\ (SP) \leftarrow (SP) - 1 \\ \hline \begin{tabular}{ll} Note: p is 0 to 127 for M34583MD/ED. When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used. \\ \hline \begin{tabular}{ll} SE & SE & SE & SE & SE \\ \hline \begin{tabular}{ll} SE & SE & SE & SE \\ \hline \begin{tabular}{ll} SE & SE & SE & SE \\ \hline \begin{tabular}{ll} SE & SE & SE \\ \hline \begin{tabular}{ll} SE & SE & SE \\ \hline \begin{tabular}{ll} SE & SE & SE \\ \hline \end{tabular}$	Grouping: Description Scaler) Number of words	Arithmetic: Transfers bit to register These bits dress (DR2 by registers The pages vafter the SB after the RB after systeturned from Number of cycles	ts 9 and 8 B and bit 7 to 0 are DR1 DR0 A and D ir which can K instructi K instructi m is relea RAM back	s 3 to 0 to register A. the ROM pattern in ad- A3 A2 A1 A0)2 specified a page p. be referred as follows; on: 64 to 127 on: 0 to 63 ased from reset or re-t-up: 0 to 63.
TABPS (Tr	$(SP) \leftarrow (SP) + 1 \\ (SK(SP)) \leftarrow (PC) \\ (PCH) \leftarrow p \\ (PCL) \leftarrow (DR2-DR0, A3-A0) \\ (DR2) \leftarrow 0 \\ (DR1, DR0) \leftarrow (ROM(PC))9, 8 \\ (B) \leftarrow (ROM(PC))7-4 \\ (A) \leftarrow (ROM(PC))3-0 \\ (PC) \leftarrow (SK(SP)) \\ (SP) \leftarrow (SP) - 1 \\ \hline ansfer data to Accumulator and register B from Present Proceedings of the process of the proc$	1 Grouping: Description Scaler) Number of words 1 Grouping:	Arithmetic : Transfers bit to register These bits dress (DR2 by registers The pages vafter the RB after syste turned from Number of cycles 1 Timer oper : Transfers	ts 9 and 8 B and bit 7 to 0 are DR1 DR0 A and D it which can K instructi K instructi m is relea RAM back Flag CY	s 3 to 0 to register A. the ROM pattern in ad- A3 A2 A1 A0)2 specified page p. be referred as follows; on: 64 to 127 on: 0 to 63 ased from reset or re- c-up: 0 to 63. Skip condition
TABPS (Tr	$(SP) \leftarrow (SP) + 1 \\ (SK(SP)) \leftarrow (PC) \\ (PCH) \leftarrow p \\ (PCL) \leftarrow (DR2-DR0, A3-A0) \\ (DR2) \leftarrow 0 \\ (DR1, DR0) \leftarrow (ROM(PC))9, 8 \\ (B) \leftarrow (ROM(PC))7-4 \\ (A) \leftarrow (ROM(PC))3-0 \\ (PC) \leftarrow (SK(SP)) \\ (SP) \leftarrow (SP) - 1 \\ \hline ansfer data to Accumulator and register B from Present Proceedings of the process of the proc$	1 Grouping: Description Scaler) Number of words 1 Grouping:	Arithmetic : Transfers bit to register These bits dress (DR2 by registers The pages vafter the RB after syste turned from Number of cycles 1 Timer oper : Transfers TPS4) of	ts 9 and 8 B and bit 7 to 0 are DR1 DR0 A and D it which can K instructi K instructi K instructi Flag CY ration the high- prescale	s 3 to 0 to register A. the ROM pattern in ad- A3 A2 A1 A0)2 specified a page p. be referred as follows; on: 64 to 127 on: 0 to 63 ased from reset or re- c-up: 0 to 63. Skip condition order 4 bits (TPS7- r to register B, and
TABPS (Tr	$(SP) \leftarrow (SP) + 1 \\ (SK(SP)) \leftarrow (PC) \\ (PCH) \leftarrow p \\ (PCL) \leftarrow (DR2-DR0, A3-A0) \\ (DR2) \leftarrow 0 \\ (DR1, DR0) \leftarrow (ROM(PC))9, 8 \\ (B) \leftarrow (ROM(PC))7-4 \\ (A) \leftarrow (ROM(PC))3-0 \\ (PC) \leftarrow (SK(SP)) \\ (SP) \leftarrow (SP) - 1 \\ \hline ansfer data to Accumulator and register B from Present Proceedings of the process of the proc$	1 Grouping: Description Scaler) Number of words 1 Grouping:	Arithmetic : Transfers bit to register These bits dress (DR2 by registers The pages vafter the RB after syste turned from Number of cycles 1 Timer oper : Transfers TPS4) of	ts 9 and 8 B and bit 7 to 0 are DR1 DR0 A and D it which can K instructi K instructi K instructi Flag CY Tation The high- prescale he low-ord	s 3 to 0 to register A. the ROM pattern in ad- A3 A2 A1 A0)2 specified a page p. be referred as follows; on: 64 to 127 on: 0 to 63 ased from reset or re- c-up: 0 to 63. Skip condition
TABPS (Tr Instruction code	$(SP) \leftarrow (SP) + 1 \\ (SK(SP)) \leftarrow (PC) \\ (PCH) \leftarrow p \\ (PCL) \leftarrow (DR2-DR0, A3-A0) \\ (DR2) \leftarrow 0 \\ (DR1, DR0) \leftarrow (ROM(PC))9, 8 \\ (B) \leftarrow (ROM(PC))7-4 \\ (A) \leftarrow (ROM(PC))3-0 \\ (PC) \leftarrow (SK(SP)) \\ (SP) \leftarrow (SP) - 1 \\ \hline ansfer data to Accumulator and register B from Present Proceedings of the process of the proc$	1 Grouping: Description Scaler) Number of words 1 Grouping:	Arithmetic : Transfers bit to register These bits dress (DR2 by registers The pages vafter the RB after the RB after systeturned from Number of cycles 1 Timer oper : Transfers TPS4) of transfers tl	ts 9 and 8 B and bit 7 to 0 are DR1 DR0 A and D it which can K instructi K instructi K instructi Flag CY Tation The high- prescale he low-ord	s 3 to 0 to register A. the ROM pattern in ad- A3 A2 A1 A0)2 specified a page p. be referred as follows; on: 64 to 127 on: 0 to 63 ased from reset or re- c-up: 0 to 63. Skip condition
TABPS (Tr Instruction code	$(SP) \leftarrow (SP) + 1 \\ (SK(SP)) \leftarrow (PC) \\ (PCH) \leftarrow p \\ (PCL) \leftarrow (DR2-DR0, A3-A0) \\ (DR2) \leftarrow 0 \\ (DR1, DR0) \leftarrow (ROM(PC))9, 8 \\ (B) \leftarrow (ROM(PC))7-4 \\ (A) \leftarrow (ROM(PC))3-0 \\ (PC) \leftarrow (SK(SP)) \\ (SP) \leftarrow (SP) - 1 \\ \hline ansfer data to Accumulator and register B from Present Proceedings of the process of the proc$	1 Grouping: Description Scaler) Number of words 1 Grouping:	Arithmetic : Transfers bit to register These bits dress (DR2 by registers The pages vafter the RB after systeturned from Number of cycles 1 Timer oper : Transfers TPS4) of transfers tl	ts 9 and 8 B and bit 7 to 0 are DR1 DR0 A and D it which can K instructi K instructi K instructi Flag CY Tation The high- prescale he low-ord	n page p. be referred as follows; on: 64 to 127 on: 0 to 63 ased from reset or re- cup: 0 to 63. Skip condition - corder 4 bits (TPS7- r to register B, and er 4 bits (TPS3-TPS0)
TABPS (Tr Instruction code	$(SP) \leftarrow (SP) + 1 \\ (SK(SP)) \leftarrow (PC) \\ (PCH) \leftarrow p \\ (PCL) \leftarrow (DR2-DR0, A3-A0) \\ (DR2) \leftarrow 0 \\ (DR1, DR0) \leftarrow (ROM(PC))9, 8 \\ (B) \leftarrow (ROM(PC))7-4 \\ (A) \leftarrow (ROM(PC))3-0 \\ (PC) \leftarrow (SK(SP)) \\ (SP) \leftarrow (SP) - 1 \\ \hline ansfer data to Accumulator and register B from Present Proceedings of the process of the proc$	1 Grouping: Description Scaler) Number of words 1 Grouping:	Arithmetic : Transfers bit to register These bits dress (DR2 by registers The pages vafter the RB after systeturned from Number of cycles 1 Timer oper : Transfers TPS4) of transfers tl	ts 9 and 8 B and bit 7 to 0 are DR1 DR0 A and D it which can K instructi K instructi K instructi Flag CY Tation The high- prescale he low-ord	s 3 to 0 to register A. the ROM pattern in ad- A3 A2 A1 A0)2 specified a page p. be referred as follows; on: 64 to 127 on: 0 to 63 ased from reset or re- c-up: 0 to 63. Skip condition

TARSI (Tr	ansfer data to Accumulator and register B from regis	ter SI)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 1 1 0 0 0 2 7 8	words	cycles		
	1 0 0 1 1 1 1 0 0 0 2 2 7 0 16	1	1	_	-
Operation:	(B) ← (SI7–SI4)	Grouping:	Other ope	ration	
	$(A) \leftarrow (SI3-SI0)$				rder 4 bits (SI7-SI4) of
				-	r B, and transfers the
			low-order	4 bits (SI3	-SI ₀) of register SI to
			register A.	A.	
				\cdot \mathbf{C}_{2}	
	sfer data to Accumulator from register D)			O '	
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 0 1 0 0 0 1 2 0 5 1 16	words	cycles		
		1	1	_	-
Operation:	$(A2-A0) \leftarrow (DR2-DR0)$	Grouping:	Register to	register tr	anefor
operation.	$(A3) \leftarrow 0$	Description			its of register D to the
					Ao) of register A.
		Note:			on is executed, "0" is
			stored to the	ne bit 3 (As	s) of register A.
	ransfer data to register AD from Accumulator from re	egister B)			
Instruction	D9 D0	Number of	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 1 1 1 0 0 1 2 2 3 9 16	words	-		
		1	1	_	_
Operation:	(AD7–AD4) ← (B)	Grouping:	A/D conve		
o por uno m	$(AD3-AD0) \leftarrow (A)$	Description			mode ($Q13 = 0$), this into the NOP instruction.
				•	ode (Q13 = 1), trans-
				•	of register B to the
	, () [*]				7-AD4) of comparator
					ntents of register A to AD3-AD0) of compara-
			tor register		ADS ADS OF Compara
			(Q13 = bit	3 of A/D co	ontrol register Q1)
	sfer data to Accumulator from register I1)	T	1	1	
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 1 0 1 0 1 1 2 2 5 3		-		
		1	1	_	_
Operation:	(A) ← (I1)	Grouping:	Interrupt or	peration	
•		Description			its of interrupt control
			register I1		

	·				
TAI2 (Tran	sfer data to Accumulator from register I2)				
Instruction code	D9 D0 1 0 1 0 1 0 0 2 5 4 4	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	$(A) \leftarrow (I2)$	Grouping: Description	Interrupt of Transfers register I2	the conten	its of interrupt control
			regional i	io regiote.	
				10	
TAK0 (Tra	nsfer data to Accumulator from register K0)			O .	
Instruction code	D9 D0 1 0 1 0 1 1 0 2 5 6 46	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	
Operation:	$(A) \leftarrow (K0)$	Grouping:	Input/Outp		
		Description			nts of key-on wakeup
			control reg	ister K0 to	register A.
	<i>O</i>				
	nsfer data to Accumulator from register K1)				
Instruction	D9 D0	Number of words	Number of	Flag CY	Skip condition
code	1 0 0 1 0 1 1 0 1 1 2 2 5 9 16	1	cycles 1	_	_
Operation:	(A) ← (K1)	Grouping:	Input/Outp	ut operatio	n
•		Description	: Transfers	the conter	nts of key-on wakeup
			control reg	ister K1 to	register A.
TAK2 (Tra	nsfer data to Accumulator from register K2)				
Instruction	D9 D0 1 0 1 1 0 1 0 2 5 A	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	-
Operation:	$(A) \leftarrow (K2)$	Grouping:	Input/Outp	ut operatio	n
		Description	: Transfers control reg		nts of key-on wakeup register A.

TALA /To	and an interfer Annual Interference and interest Al		-		
	nsfer data to Accumulator from register LA)		1		
Instruction code	D9 D0 1 0 0 1 0 0 1 2 4 9 40	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
Operation:	$(A3, A2) \leftarrow (AD1, AD0)$	Grouping:	A/D conve	rsion opera	ation
·	$(A_1, A_0) \leftarrow 0$: Transfers t register AD of register	he low-ord to the hig A.	er 2 bits (AD1, AD0) of h-order 2 bits (A3, A2) n is executed, "0" is
			stored to register A.	the low-or	der 2 bits (A1, A0) of
TAM j (Tra	nsfer data to Accumulator from Memory)			O .	
Instruction code	D9 D0 1 1 0 0 j j j j 2 C j 40	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
Operation:	$(A) \leftarrow (M(DP))$	Grouping:	RAM to reg		
	$(X) \leftarrow (X) EXOR(j)$	Description			contents of M(DP) to
	j = 0 to 15		-		sive OR operation is
	0				egister X and the value
			•		eld, and stores the re-
			sult in regis	ster X.	
TAMR (Tra	insfer data to Accumulator from register MR)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 1 0 0 1 0 2 2 5 2	words 1	cycles 1	_	
Operation:	(A) ← (MR)	Grouping:	Clock oper	ation	
-	'O '	Description	: Transfers	the conten	ts of clock control reg-
	4.01		ister MR to	register A	
TAPU0 (Tr	ansfer data to Accumulator from register PU0)				
Instruction code	D9 D0 1 0 1 0 1 1 1 2 2 5 7 46	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	_
Operation:	$(A) \leftarrow (PU0)$	Grouping:	Input/Outp	ut operation	on
		Description	register Pl		ents of pull-up control ter A.

TADUA /Tr	anofor data to Accumulator from register DLIA				
Instruction	ansfer data to Accumulator from register PU1) Do Do	Number of	Number of	Flag CY	Skip condition
code			cycles	riag CT	Skip condition
oouc	1 0 0 1 0 1 1 1 1 0 ₂ 2 5 E ₁₆	1	1	_	_
Operation:	(A) ← (PU1)	Grouping:	Input/Outp	ut operatio	n
•					nts of pull-up control
				J1 to regist	
				C	.
TAQ1 (Tra	nsfer data to Accumulator from register Q1)			O '	
Instruction	D9 D0 1 0 0 1 0 0 0 1 0 0 2 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	$(A) \leftarrow (Q1)$	Grouping:	A/D conve	rsion opera	ation
		Description	: Transfers	the content	ts of A/D control regis-
		\bigcirc	ter Q1 to r	egister A.	
	<i>O</i>				
TAQ2 (Tra	nsfer data to Accumulator from register Q2)	1			
Instruction	D9 Do	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 0 0 1 0 1 2 2 4 5	words	cycles		
		1	1	_	
Operation:	(A) ← (Q2)	Grouping:	A/D conve	rsion opera	ation
	·O*	Description			ts of A/D control regis-
			ter Q2 to r	egister A.	
TAQ3 (Tra	nsfer data to Accumulator from register Q3)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 0 0 1 1 0 0 2 4 6	words	cycles		
		1	1	-	_
Operation:	$(A) \leftarrow (Q3)$	Grouping:	A/D conve	rsion opera	ation
		Description			ts of A/D control regis-
			ter Q3 to r	egister A.	
		1			

	·	•						
TASP (Tra	nsfer data to Accumulator from Stack Pointer)							
Instruction code	D9 D0 0 0 1 0 1 0 0 0 0 0 5 0 46	Number of words	Number of cycles	Flag CY	Skip condition			
	0 0 0 1 0 1 0 0 0 0 2	1	1	_	-			
Operation:	$(A2-A0) \leftarrow (SP2-SP0)$	Grouping:	Register to	register tr	ansfer			
-	$(A3) \leftarrow 0$		Description: Transfers the contents of stack pointer (SP)					
					s (A2–A0) of register A.			
		Note:			n is executed, "0" is			
			stored to the	ne bit 3 (As	s) of register A.			
				C				
TAV1 (Tran	nsfer data to Accumulator from register V1)	I.						
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	0 0 0 1 0 1 0 1 0 0 2 0 5 4	words	cycles	0	·			
		1	1	_	_			
Operation:	(A) ← (V1)	Grouping:	Interrupt o	peration				
-					nts of interrupt control			
			register V1	to registe	r A.			
TAV2 (Tran	nsfer data to Accumulator from register V2)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code	0 0 0 1 0 1 0 1 0 1 2 0 5 5	words	cycles					
	2	1	1	_	_			
Operation:	(A) ← (V2)	Grouping:	Interrupt o	-				
	-0	Description			nts of interrupt control			
			register V2	2 to registe	r A.			
TAW1 (Tra	nsfer data to Accumulator from register W1)							
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition			
code		words	cycles	i lag C1	OKIP CONTUNION			
couc	1 0 0 1 0 0 1 0 1 1 ₂ 2 4 B ₁₆	1	1	_	_			
Om a mati a m a	(A) . ((A)A)							
Operation:	(A) ← (W1)	Grouping:	Timer oper					
		Description			ts of timer control reg-			
			ister W1 to	register A	•			

TANA (0 /T	() () () () () () () ()	()				
<u> </u>	nsfer data to Accumulator from register W2)			I		
Instruction code	D9 D0 1 0 0 1 1 0 0 2 4 C 4 C	Number of words	Number of cycles	Flag CY	Skip condition	
	16	1	1	_	-	
Operation:	(A) ← (W2)	Grouping:	Timer oper	ation		
Орогашот	(1) (112)				ts of timer control reg-	
			ister W2 to			
				\C	•	
TAW3 (Tra	nsfer data to Accumulator from register W3)					
Instruction code	D9 D0 1 0 0 1 1 0 1 2 4 D 46	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	-	_	
Operation:	$(A) \leftarrow (W3)$	Grouping:	Timer oper			
		Description: Transfers the contents of timer control register W3 to register A.				
			ister w3 to	register A		
TAW4 (Tra	nsfer data to Accumulator from register W4)	1				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 0 1 0 0 1 1 0 0 1 1 1 0 ₂ 2 4 E ₁₆	words 1	cycles 1	_		
Operation:	(A) ← (W4)	Grouping:	Timer oper	ation		
-	·O*	Description: Transfers the contents of timer control reg-				
	,0		ister W4 to	register A		
	ansfer data to Accumulator from register W5)					
Instruction	D9 D0	Number of words	Number of	Flag CY	Skip condition	
code	1 0 0 1 0 0 1 1 1 1 1 ₂ 2 4 F ₁₆		cycles			
		1	1	_	_	
Operation:	(A) ← (W5)	Grouping:	Timer ope	ration		
operano	(4) (1.3)	Grouping: Timer operation Description: Transfers the contents of timer control reg ister W5 to register A.				

IAVVO (IIIa	nsfer data to Accumulator from register W6)					
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
oodo	1 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1	1	_	-	
Operation:	(A) ← (W6)	Grouping:	Timer ope			
		Description		the conten register A	ts of timer control reç	
				S	~	
	sfer data to Accumulator from register X)	1				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
	0 0 0 1 0 1 0 1 0 0 1 0 2	1	1	_	-	
Operation:	$(A) \leftarrow (X)$	Grouping:		register tr		
		Description	r: Transfers ister A.	the conten	ts of register X to reg	
			1010171.			
TAY (Trans	fer data to Accumulator from register Y)					
Instruction code	D9 D0 0 0 1 1 1 1 1 0 0 1 F to	Number of words	Number of cycles	Flag CY	Skip condition	
_	16	1	1	-	_	
Operation:	$(A) \leftarrow (Y)$	Grouping: Register to register transfer				
	-0	Description	ter A.	the content	s of register Y to regis	
	F.O/		iei A.			
	sfer data to Accumulator from register Z)					
IAZ (Trans		1	Number of	Flag CY	Skip condition	
IAZ (Trans Instruction code	D9 D0 D0	Number of words	cycles	i lag o i	·	
Instruction	D9					
Instruction code		words	cycles	_	-	
Instruction code	0 0 0 1 0 1 0 1 1 2 0 5 3	words 1	cycles 1 Register to Transfers	register tr	ansfer tts of register Z to th	
Instruction		words 1 Grouping: Description	cycles 1 Register to Transfers low-order 2	register tr the conter 2 bits (A1, A	ansfer uts of register Z to th	
Instruction code		words 1 Grouping:	cycles 1 Register to Transfers low-order 2 After this	o register tr the conter 2 bits (A1, A instructio	ansfer tts of register Z to th	

TBA (Trans	efer dat		ragie	tor R	from	Δοο	nım	ulat	or)				,		
Instruction	D9	a to	regis	iei D	11011	700		D ₀	01)			Number of	Number of	Flag CY	Skip condition
code	0 0	0	0 0	0 0	1	1		0	0	0	E 16	words	cycles	l ag c i	Chap contained
				, , ,	1 '	•	•	2	L		16	1	1	_	-
Operation:	(B) ←	(A)										Grouping:	Register to	register tr	ansfer
ороганот.	(2)	(* 1)													s of register A to regis-
													ter B.		
														C	\
TDA (Trans		a to	regist	ter D	from	Acc	cum	ulat	or)					9	
Instruction code	D9 0	0	0 /	1 0	1	0		D ₀	0	2	9 16	Number of words	Number of cycles	Flag CY	Skip condition
								12			16	1	1/	_	_
Operation:	(DR2–I) (0AC	← (A2-	-Ao)								Grouping:	Register to		
												Description			nts of the low-order 3 er A to register D.
											-6	9			
										0					
TEAB (Tra	ansfer d	ata t	o reg	ister	E fro	m A	ccu	mul	ator	and	regis	ter B)			
Instruction code	D9 0	0	0	0 1	1	0		D ₀	0	1	A 16	Number of words	Number of cycles	Flag CY	Skip condition
								2			16	1	1	_	_
Operation:	(E7–E				0							Grouping:		o register t	
	(E3–E)) ← ((A)		O							Description			nts of register B to the
													-	•	–E4) of register E, and
														o) of regist	ter A to the low-order 4 er E.
				• .	- ED										
TFR0A (Tr		Jata	to re	Jistei	FK	Tror			nula	itor)		Manual 1	Niconal	FI- OV	0125 192
Instruction code	D9			.	1 1			Do				Number of words	Number of cycles	Flag CY	Skip condition
code	1 0	0	0 /	1 0	1	0	0	0 2	2	2	8 16	1	1	-	_
Operation:	(FR0) «	—————————————————————————————————————										Grouping:	Input/Outp	ut operation	n
	(- 7											Description	: Transfers	the conter	nts of register A to the control register FR0.

	ansfer data to register FR1 from Accumulator)					
Instruction code	D9 D0 1 0 1 0 0 1 2 2 9	Number of words	Number of cycles	Flag CY	Skip condition	
	16	1	1	_	-	
Operation:	$(FR1) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio	n	
		Description			its of register A to the	
			port output	structure	control register FR1.	
TED2A /Tr	ansfer data to register FR2 from Accumulator)			7		
		Number of	Number of	Flog CV	Chin condition	
Instruction code	D9 D0 1 0 1 0 1 0 1 0 2 2 2 A 16	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	-		
Operation:	$(FR2) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio	n	
		Description			ts of register A to the	
	G ^Q	9	port output	structure o	control register FR2.	
TI1∆ (Tran	sfer data to register I1 from Accumulator)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 0 0 0 1 0 1 1 1 2 2 1 7 16	words	cycles	i lag o i	OKIP CONGRESS	
		1	1	_	_	
Operation:	$(I1) \leftarrow (A)$	Grouping: Interrupt operation				
		Description	 Transfers t rupt control 		ts of register A to inter	
	F.O.		raptioning	in register i		
TI2A (Tran	sfer data to register I2 from Accumulator)					
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
code	1 0 0 0 0 1 1 0 0 0 2 2 1 8 16	1	1	_	_	
Operation:	(I2) ← (A)	Grouping:	Interrupt o	neration		
орегиноп.	(12) (- (7)	Description		the conten	ts of register A to inte 2.	
		1				

		(00111111			
	nsfer data to register K0 from Accumulator)	1	I	I =	
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 0 1 1 0 1 1 ₂ 2 1 B ₁₆	1	1	_	-
Operation:	(K0) ← (A)	Grouping:	Input/Outp	ut operation	ın
o por accom.					ts of register A to key-
			on wakeup		
				ď	<u> </u>
TK1A (Tra	nsfer data to register K1 from Accumulator)			O .	
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
oouc	1 0 0 0 0 1 0 1 0 1 2 2 1 4	1	1	_	_
Operation:	(K1) ← (A)	Grouping:	Input/Outp	ut oneratio	ın
о рогинот.					ts of register A to key-
			on wakeup		-
	nsfer data to register K2 from Accumulator)	I	I	- ov	
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 0 1 0 1 0 1 2 2 1 5	1	1	_	_
Operation:	(K2) ← (A)	Grouping:	Input/Outp	ut operation	n
•		Description			ts of register A to key-
	4.01		on wakeup	control re	gister K2.
	nsfer data to Memory from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 1 0 1 1 j j j ₂ 2 B ₁	words 1	1	_	
Operation:	$(M(DP)) \leftarrow (A)$	Grouping:	RAM to reg		
	$(X) \leftarrow (X)EXOR(j)$	Description		-	contents of register A
	j = 0 to 15				e OR operation is per- ster X and the value j
				_	I, and stores the result
			in register		,
	· ·				

TMRA (Tra	ansfer data to register MR from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 1 0 1 1 0 1 6	words 1	cycles 1	_	_
Operation:	$(MR) \leftarrow (A)$	Grouping:	Other oper		
		Description			ts of register A to clocl
			control reg	jister MR.	
				<u>**</u>	
TDAA /Tro	notor data to register DA from Accumulator				
	nsfer data to register PA from Accumulator)	Niveshan of	Nives have a f	Flar CV	Older condition
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 1 0 1 0 1 0 1 0 1 0 ₁ 2 2 A A ₁₆	1	1	_	
Operation:	$(PA0) \leftarrow (A0)$	Grouping:	Timer oper	ration	
		Description	: Transfers t	the content	s of lowermost bit (Ao)
			register A t	to timer co	ntrol register PA.
	ransfer data to Pre-Scaler from Accumulator and reg		1		
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 1 1 0 1 0 1 2 2 3 5		-		
		1	1	_	_
Operation:	$(RPS7-RPS4) \leftarrow (B)$	Grouping:	Timer oper	ration	
•	$(TPS7-TPS4) \leftarrow (B)$	Description	: Transfers	the conter	its of register B to the
	(RPS3–RPS0) ← (A) (TPS3–TPS0) ← (A)		high-order	4 bits of p	rescaler and prescaler
	(11 86 11 86) (7.1)		tents of re	aister APS,	and transfers the con- the low-order 4 bits of
	. () Y		prescaler		caler reload register
			RPS.		
TPU0A (Tr	ansfer data to register PU0 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 0 1 1 0 1 2 2 D	words	cycles		
	16	1	1	_	_
	(DUO) (A)		<u> </u>		
Operation:	(PU0) ← (A)	Grouping:	Input/Outp		
		Description			ts of register A to pull-
			up control	register Pt	Ju.
		1			

TDII1 A /Tr	ansfer data to register PU1 from Accumulator)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	_
Operation:	(PU1) ← (A)	Grouping: Description	Input/Outp	the conten	ts of register A to pull-
			. 4	Ċ	•
	nsfer data to register Q1 from Accumulator)			O '	
Instruction code	D9 D0 1 0 0 0 0 0 1 0 0 2 2 0 4 16	Number of words	Number of cycles	Flag CY	Skip condition
		1		_	
Operation:	$(Q1) \leftarrow (A)$	Grouping:	A/D conve		
	0	Description	: Transfers to control reg		ts of register A to A/D
	inc				
	nsfer data to register Q2 from Accumulator)	<u> </u>		- ovi	
Instruction code	D9	Number of words	Number of cycles	Flag CY	Skip condition
Operation:	(Q2) ← (A)	Grouping: Description	A/D convel: Transfers control reg	the conten	ts of register A to A/D
TO2A /Tro	refer data to register O2 frame Accumulator				
IQ3A (Tra	nsfer data to register Q3 from Accumulator) D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 0 1 1 0 2 0 6	words	cycles	ag 0 i	Citip defidition
	16	1	1	_	_
Operation:	(Q3) ← (A)	Grouping: Description	A/D conve : Transfers control reg	the conten	ation ts of register A to A/D

TD1AR /To	ransfer data to register R1 from Accumulator and reg	nictor B)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 1 1 1 1 2 3 F	words	cycles	Flag C1	Skip condition
	16	1	1	-	-
Operation:	(R17–R14) ← (B)	Grouping:	Timer oper	ration	
	$(R13-R10) \leftarrow (A)$				its of register B to the
					7-R14) of reload regis-
			-		nts of register A to the
					R10) of reload regis-
			ter R1.	. **	,
				C.	
TR3AB (Tr	ransfer data to register R3 from Accumulator and re	ister B)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 1 1 0 1 1 ₂ 2 3 B ₁₆	words	cycles		<u> </u>
	10	1	1	_	-
Operation:	(R37–R34) ← (B)	Grouping:	Timer oper	ration	
орогинон.	$(R33-R30) \leftarrow (A)$				its of register B to the
					7-R34) of reload regis-
			-		nts of register A to the
	- 4	9			-R30) of reload regis-
			ter R3.	`	,
	insfer data to register RG from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 0 1 0 0 1 2 2 0 9 16		-		
		1	1	_	_
Operation:	$(RG0) \leftarrow (A0)$	Grouping:	Clock cont		
	O'	Description		he content	s of register A to regis-
			ter RG.		
TOLAR /T.	and the late to resist a Olfress Area and Internal late.	- (- · · D)			
	ansfer data to register SI from Accumulator and regi		No. 1	EL OX	
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 1 1 1 0 0 0 2 2 3 8 16				
		1	1	_	_
Operation:	(SI7–SI4) ← (B)	Grouping:	Other ope	ration	
•	$(SI3-SI0) \leftarrow (A)$	Description			nts of register B to the
		•			I7-SI4) of register SI,
			•	•	ntents of register A to
					SI3-SI0) of register SI.
				,	, 5
		1			

Instruction	nsfer data to register V1 from Accumulator)						
iiioti aotioii	D9 D0	Number of	Number of	Flag CY	Skip condition		
code		words	cycles	Tiay CT	Skip condition		
	0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1	1		_		
Operation:	(V1) ← (A)	Grouping:	Interrupt o	peration			
		Description	: Transfers	the content	s of register A to inter-		
			rupt contro	ol register \	/1.		
				10			
	nsfer data to register V2 from Accumulator)			V .			
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
		1	1	_			
Operation:	$(V2) \leftarrow (A)$	Grouping:	Interrupt o				
		Description: Transfers the contents of register A to interrupt control register V2.					
			rupt contro	ı register v	2.		
TW1A (Tra	ansfer data to register W1 from Accumulator)						
Instruction	ansfer data to register W1 from Accumulator)	Number of	Number of	Flag CY	Skip condition		
		Number of words	Number of cycles	Flag CY	Skip condition		
Instruction code	D9 D0 1 0 0 0 0 1 1 1 0 2 2 0 E 16	words 1	cycles 1	_	Skip condition		
Instruction code	D9 D0 2 0 F	words 1 Grouping:	cycles 1 Timer oper	- ration	-		
Instruction	D9 D0 1 0 0 0 0 1 1 1 0 2 2 0 E 16	words 1 Grouping:	cycles 1 Timer oper	- ration	Skip condition – s of register A to timer		
Instruction code Operation:	D9 D0 1 0 0 0 0 1 1 1 0 2 2 0 E 16	words 1 Grouping:	timer operations: Transfers to	- ration	-		
Instruction code Operation: TW2A (Trainstruction	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping: Description	Timer open Transfers to control reg	- ration	-		
Instruction code Operation:	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping: Description Number of words	cycles 1 Timer operations: Transfers to control regularity Number of cycles	ration the content ister W1.	s of register A to timer		
Instruction code Operation: TW2A (Trainstruction	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping: Description	Timer open Transfers to control reg	ation the content ister W1.	s of register A to timer		
Instruction code Operation: TW2A (Trainstruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping: Description Number of words 1	cycles 1 Timer operations: Transfers to control regularity Number of cycles	ration the content ister W1.	s of register A to timer		
Instruction code Operation: TW2A (Trainstruction	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping: Description Number of words 1 Grouping:	rimer open control reg	ration the content sister W1. Flag CY ration the content	s of register A to timer		
Instruction code Operation: TW2A (Trainstruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping: Description Number of words 1 Grouping:	rimer open control reg	ration the content sister W1. Flag CY ration the content	s of register A to timer Skip condition		

TW3A (Tra	ansfer data to register W3 from Accumulator)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles			
	1 0 0 0 0 1 0 0 0 0 2 2 1 0 16	1	1	-	-	
Operation:	(W3) ← (A)	Grouping:	Timer ope	ration		
o por union.	()				ts of register A to timer	
		control register W3.				
				\C	•	
TW4A (Tra	ansfer data to register W4 from Accumulator)					
Instruction code	D9 D0 1 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Number of words	Number of cycles	Flag CY	Skip condition	
	1 0 0 0 0 1 0 0 0 1 1 1 1 1 1 1 1 1 1 1	1	1	_	_	
Operation:	$(W4) \leftarrow (A)$	Grouping:	Timer ope	ration		
		Description	n: Transfers control rec		ts of register A to timer	
	C					
	nsfer data to register W5 from Accumulator)	T	1	T		
Instruction code	D9 D0 1 0 0 1 0 0 1 2 1 2 40	Number of words	Number of cycles	Flag CY	Skip condition	
	16	1	1	-	-	
Operation:	(W5) ← (A)	Grouping:	Timer oper	ration		
	FO ₁	Description	: Transfers t control reg		s of register A to timer	
	ansfer data to register W6 from Accumulator)					
Instruction code	D9 D0 1 0 0 1 1 2 2 1 3 16	Number of words	Number of cycles	Flag CY	Skip condition	
	1 0 0 0 0 1 0 0 1 1 2 2 1 3 16	1	1	_	_	
Operation:	(W6) ← (A)	Grouping: Description	Timer ope Transfers control reg	the conten	ts of register A to timer	

TYA (Trans	sfer data to register Y from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 0 1 1 0 0 ₂ 0 0 C ₁₆	words 1	cycles 1	_	
		'	1		_
Operation:	$(Y) \leftarrow (A)$	Grouping:	Register to	register t	ransfer
		Description	ter Y.	the conten	ts of register A to regis-
				C	
WRST (Wa	atchdog timer ReSeT)			O .	
Instruction code	D9 D0 1 0 1 0 0 0 0 0 2 A 0 46	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	(WDF1) = 1
Operation:	(WDF1) = 1 ?	Grouping:	Other oper		
	After skipping, (WDF1) \leftarrow 0	Description			uction when watchdog
			_		." After skipping, clears g. When the WDF1 flag
	_ (0		-	next instruction. Also,
					timer function when ex-
			_		nstruction immediately
			after the D	WDT instr	uction.
XAM j (eX	change Accumulator and Memory data)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 1 1 0 1 j j j j ₂ 2 D ₁₆	1	1	_	_
Operation:	$(A) \longleftrightarrow (M(DP))$	Grouping:	RAM to reg	gister trans	sfer
•	$(X) \leftarrow (X) EXOR(j)$				ne contents of M(DP)
	j = 0 to 15				egister A, an exclusive
			•		formed between regis-
				-	in the immediate field, in register X.
			and diores	the result	in register X.
XAMD i (e	Xchange Accumulator and Memory data and Decrei	nent regist	er Y and sk	in)	
Instruction	D9 D0	Number of words	Number of	Flag CY	Skip condition
code	1 0 1 1 1 1 j j j j ₂ 2 F j ₁₆	1	cycles 1	_	(Y) = 15
	(4) (4)(88))	Grouping:	RAM to reg	gister trans	sfer
Operation:	$ \begin{array}{l} \text{(A)} \longleftrightarrow \text{(M(DP))} \\ \text{(X)} \longleftrightarrow \text{(X)EXOR(j)} \end{array} $	Description			e contents of M(DP)
	i = 0 to 15	with the contents of register A, an exclusive OR operation is performed between regis-			
	$(Y) \leftarrow (Y) - 1$				in the immediate field,
					in register X. contents of register Y.
			As a resul	t of subtra	action, when the con-
					15, the next instruction contents of register Y
			is skipped.	vviieli tile	contents of register i



XAMI j (eX	change A	ccumu	lator	and I	Memo	ry da	ata aı	nd In	creme	ent register	Y and skip)	
Instruction	D9					Do				Number of words	Number of cycles	Flag CY	Skip condition
code	1 0	1 1	1 0	j	j j	j	2 2	Е	j 16	1	1	_	(Y) = 0
Operation:	$(A) \longleftrightarrow (I)$ $(X) \longleftrightarrow (X)$ $j = 0 \text{ to } 15$ $(Y) \longleftrightarrow (Y)$	EXOR(j)								Grouping: Description	with the co OR operat ter X and t and stores Adds 1 to t sult of ac register Y skipped. w	nanging the nanging the result the result the content dition, when the content	
									C	, P	,00		
	<	O		3									

MACHINE INSTRUCTIONS (INDEX BY TYPES)

\	INE INS				.,,			ction							<u>_</u>	÷.	
Parameter	Mnemonic					ın	เอเเน	Cuon	coa	U					Number of words	umber of cycles	Function
Type of instructions		D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀		ade otati	cimal on	Num	Number cycles	
	TAB	0	0	0	0	0	1	1	1	1	0	0	1	Ε	1	1	$(A) \leftarrow (B)$
	ТВА	0	0	0	0	0	0	1	1	1	0	0	0	Е	1	1	(B) ← (A)
	TAY	0	0	0	0	0	1	1	1	1	1	0	1	F	1	1	(A) ← (Y)
_	TYA	0	0	0	0	0	0	1	1	0	0	0	0	С	1	1	(Y) ← (A)
transfe	TEAB	0	0	0	0	0	1	1	0	1	0	0	1	Α	1	1	(E7–E4) ← (B) (E3–E0) ← (A)
Register to register transfer	TABE	0	0	0	0	1	0	1	0	1	0	0	2	Α	1	1	(B) ← (E7–E4) (A) ← (E3–E0)
ar to r	TDA	0	0	0	0	1	0	1	0	0	1	0	2	9	1	1	(DR2−DR0) ← (A2−A0)
Registe	TAD	0	0	0	1	0	1	0	0	0	1	0	5	1	1		$ \begin{array}{l} (A2\text{-}A0) \leftarrow (DR2\text{-}DR0) \\ (A3) \leftarrow 0 \end{array} $
	TAZ	0	0	0	1	0	1	0	0	1	1	0	5	3	1	1	$(A_1, A_0) \leftarrow (Z_1, Z_0)$ $(A_3, A_2) \leftarrow 0$
	TAX	0	0	0	1	0	1	0	0	1	0	0	5	2	1	1	$(A) \leftarrow (X)$
	TASP	0	0	0	1	0	1	0	0	0	0	0	5	0	1	1	$(A_2-A_0) \leftarrow (SP_2-SP_0)$ $(A_3) \leftarrow 0$
	LXY x, y	1	1	Х3	X2	X1	X 0	уз	у2	у1	yo	3	Х	у	1	1	$(X) \leftarrow x \ x = 0 \text{ to } 15$ $(Y) \leftarrow y \ y = 0 \text{ to } 15$
esses	LZ z	0	0	0	1	0	0	1	0	Z1	Z 0	0	4	8 +z	1	1	$(Z) \leftarrow z z = 0 \text{ to } 3$
RAM addresses	INY	0	0	0	0	0	1	0	0	1	1	0	1	3	1	1	(Y) ← (Y) + 1
	DEY	0	0	0	0	0	1	0	1	1	1	0	1	7	1	1	$(Y) \leftarrow (Y) - 1$
	ТАМ ј	1	0	1	1	0	0	j	j	j	j	2	С	j	1	1	$ \begin{array}{l} (A) \leftarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array} $
	XAM j	1	0	1	1	0	1	j	j	j	j	2	D	j	1	1	$ \begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array} $
ister transf	XAMD j	1	0	1	1	1	1	j	j	j	j	2	F	j	1	1	$ \begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) - 1 \end{array} $
RAM to register transfer	XAMI j	1	0	1	1	1	0	j	j	j	j	2	E	j	1	1	$ \begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) + 1 \end{array} $
	ТМА ј	1	0	1	0	1	1	j	j	j	j	2	В	j	1	1	$(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15

		_
Skip condition	Carry flag CY	Datailed description
_	_	Transfers the contents of register B to register A.
_	_	Transfers the contents of register A to register B.
_	_	Transfers the contents of register Y to register A.
_	_	Transfers the contents of register A to register Y.
-	_	Transfers the contents of register B to the high-order 4 bits (E7–E4) of register E, and the contents of register A to the low-order 4 bits (E3–E0) of register E.
-	-	Transfers the high-order 4 bits (E7–E4) of register E to register B, and low-order 4 bits (E3–E0) of register E to register A.
_	_	Transfers the contents of the low-order 3 bits (A2-A0) of register A to register D.
-	_	Transfers the contents of register D to the low-order 3 bits (A2–A0) of register A.
-	_	Transfers the contents of register Z to the low-order 2 bits (A1, A0) of register A.
_	-	Transfers the contents of register X to register A.
-	-	Transfers the contents of stack pointer (SP) to the low-order 3 bits (A2-A0) of register A.
Continuous description	-	Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.
-	_	Loads the value z in the immediate field to register Z.
(Y) = 0	-	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.
(Y) = 15	_	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
_ <	-	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
-	П	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
(Y) = 0	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.
_	-	After transferring the contents of register A to M(DP), an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.



MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Parameter	INC INS							ction				-,	•		of	jc .	
	Mnemonic											Ном		cimal	Number of words	Number of cycles	Function
Type of \ instructions		D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀		otati		Z ×	N V	
	LA n	0	0	0	1	1	1	n	n	n	n	0	7	n	1		$ \begin{array}{l} \text{(A)} \leftarrow n \\ n = 0 \text{ to } 15 \end{array} $
	ТАВР р	0	0	1	0	p5	p4	рз	p2	p1	p0	0	8 +p		1	3	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p \text{ (Note)}$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ $(DR2) \leftarrow 0$ $(DR1, DR0) \leftarrow (ROM(PC))9, 8$ $(B) \leftarrow (ROM(PC))7-4$ $(A) \leftarrow (ROM(PC))3-0$ $(SK(SP)) \leftarrow (PC)$ $(SP) \leftarrow (SP) - 1$
	AM	0	0	0	0	0	0	1	0	1	0	0	0	Α	1	1	$(A) \leftarrow (A) + (M(DP))$
peration	AMC	0	0	0	0	0	0	1	0	1	1	0	0	В	1	1	(A) ← (A) + (M(DP)) +(CY) (CY) ← Carry
Arithmetic operation	A n	0	0	0	1	1	0	n	n	n	n	0	6	n	1		$(A) \leftarrow (A) + n$ n = 0 to 15
	AND	0	0	0	0	0	1	1	0	0	0	0	1	8	1	1	$(A) \leftarrow (A) \text{ AND } (M(DP))$
	OR	0	0	0	0	0	1	1	0	0	1	0	1	9	1	1	$(A) \leftarrow (A) OR (M(DP))$
	sc	0	0	0	0	0	0	0	1	1	1	0	0	7	1	1	(CY) ← 1
	RC	0	0	0	0	0	0	0	1	1	0	0	0	6	1	1	(CY) ← 0
	szc	0	0	0	0	1	0	1	1	1	1	0	2	F	1	1	(CY) = 0 ?
	СМА	0	0	0	0	0	1	1	1	0	0	0	1	С	1	1	$(A) \leftarrow (\overline{A})$
	RAR	0	0	0	0	0	1	1	1	0	1	0	1	D	1	1	CY A3A2A1A0
	SB j	0	0	0	1	0	1	1	1	j	j	0	5	C +j	1	1	(Mj(DP)) ← 1 j = 0 to 3
Bit operation	RB j	0	0	0	1	0	0	1	1	j	j	0	4	C +j	1	1	(Mj(DP)) ← 0 j = 0 to 3
Bit op	SZB j	0	0	0	0	1	0	0	0	j	j	0	2	j	1	1	(Mj(DP)) = 0 ? j = 0 to 3
	SEAM	0	0	0	0	1	0	0	1	1	0	0	2	6	1	1	(A) = (M(DP)) ?
Comparison operation	SEA n	0	0	0	0	1	0	0 n	1 n	0 n	1 n		2		2		(A) = n? n = 0 to 15
) to 407 to a Mi					•	•	.,			••	Ĺ	•	<u></u>			

Note: p is 0 to 127 for M34583MD/ED.



	<u> </u>	
Skip condition	Carry flag CY	Datailed description
Continuous description	-	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
_	-	Transfers bits 9 and 8 to register D, bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in ad-dress (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers A and D in page p. When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used. The pages which can be referred as follows; after the SBK instruction: 64 to 127 after the RBK instruction: 0 to 63 after system is released from reset or returned from RAM back-up: 0 to 63.
-	-	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.
_	0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
Overflow = 0	_	Adds the value n in the immediate field to register A, and stores a result in register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation.
-	-	Takes the AND operation between the contents of register A and the contents of M(DP), and stores the result in register A.
-	-	Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A.
-	1	Sets (1) to carry flag CY.
_	0	Clears (0) to carry flag CY.
(CY) = 0	_	Skips the next instruction when the contents of carry flag CY is "0."
_	_	Stores the one's complement for register A's contents in register A.
-	0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
_	2	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
_	-	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
(Mj(DP)) = 0 j = 0 to 3	_	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0." Executes the next instruction when the contents of bit j of M(DP) is "1."
(A) = (M(DP))	-	Skips the next instruction when the contents of register A is equal to the contents of M(DP). Executes the next instruction when the contents of register A is not equal to the contents of M(DP).
(A) = n	_	Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field.



MACHINE INSTRUCTIONS (continued)

Mnemonic Type of instructions Nnemonic D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal notation Hexadecimal notation D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal notation D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal notation D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal notation D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal notation D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal notation D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal notation D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D0 D1 D0 D0 D0 D1 D0 D0 D0 D0 D0 D1 D0	
+a +a	
Second	
1 0 p5 a6 a5 a4 a3 a2 a1 a0 2 p a +a	
E	
1 0 p5 p4 0 0 p3 p2 p1 p0 2 p p	
BM a 0 1 0 a6 a5 a4 a3 a2 a1 a0 1 a a 1 $(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow 2$ $(PCL) \leftarrow a6-a0$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
1 0 p5 a6 a5 a4 a3 a2 a1 a0 2 p a (PCL) \(\infty = \text{p(Note)} \)	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
RTI 0 0 0 1 0 0 0 1 1 0 0 4 6 1 1 (PC) \leftarrow (SK(SP)) (SP) \leftarrow (SP) \leftarrow (SP) $-$ 1	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	

Note: p is 0 to 127 for M34583MD/ED.



Skip condition	Carry flag CY	Datailed description
_	_	Branch within a page : Branches to address a in the identical page.
-	_	Branch out of a page : Branches to address a in page p.
-	_	Branch out of a page: Branches to address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-	-	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
-	_	Call the subroutine : Calls the subroutine at address a in page p.
-		Call the subroutine: Calls the subroutine at address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-	_	Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous description of the LA/LXY instruction, register A and register B to the states just before interrupt.
-	_	Returns from subroutine to the routine called the subroutine.
Skip at uncondition	7	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.



\	INE INS				143						1	_3)	- (1	-011			
Parameter	Mnemonic					ın	istru	ction	cod	e					umber of words	ber of	Function
Type of instructions	Willemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀		ade otati	cimal on	Number words	Number o	
	DI	0	0	0	0	0	0	0	1	0	0	0	0	4	1	1	(INTE) ← 0
	EI	0	0	0	0	0	0	0	1	0	1	0	0	5	1	1	(INTE) ← 1
	SNZ0	0	0	0	0	1	1	1	0	0	0	0	3	8	1	1	V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) ← 0 V10 = 1: SNZ0 = NOP
	SNZ1	0	0	0	0	1	1	1	0	0	1	0	3	9	1	1	V11 = 0: (EXF1) = 1 ? After skipping, (EXF1) ← 0 V11 = 1: SNZ1 = NOP
	SNZI0	0	0	0	0	1	1	1	0	1	0	0	3	Α	1	1	l12 = 1 : (INT0) = "H" ?
ation															4	0	I12 = 0 : (INT0) = "L" ?
ot opera	SNZI1	0	0	0	0	1	1	1	0	1	1	0	3	В	1	1	I22 = 1 : (INT1) = "H" ?
Interrupt operation														2			I22 = 0 : (INT1) = "L" ?
	TAV1	0	0	0	1	0	1	0	1	0	0	0	5	4	1	1	(A) ← (V1)
	TV1A	0	0	0	0	1	1	1	1	1	1	0	3	F	1	1	(V1) ← (A)
	TAV2	0	0	0	1	0	1	0	1	0	1	0	5	5	1	1	(A) ← (V2)
	TV2A	0	0	0	0	1	1	1	1	1	0	0	3	Ε	1	1	(V2) ← (A)
	TAI1	1	0	0	1	0	1	0	0	1	1	2	5	3	1	1	$(A) \leftarrow (I1)$
	TI1A	1	0	0	0	0	1	0	1	1	1	2	1	7	1	1	(I1) ← (A)
	TAI2	1	0	0	1	0	1	0	1	0	0	2	5	4	1	1	$(A) \leftarrow (I2)$
	TI2A	1	0	0	0	0	1	1	0	0	0	2	1	8	1	1	(I2) ← (A)
	TPAA	1	0	1	0	1	0	1	0	1	0	2	Α	Α	1	1	(PA0) ← (A0)
	TAW1	1	0	0	1	0	0	1	0	1	1	2	4	В	1	1	(A) ← (W1)
	TW1A	1	0	0	0	0	0	1	1	1	0	2	0	Ε	1	1	(W1) ← (A)
	TAW2	1	0	0	1	0	0	1	1	0	0	2	4	С	1	1	(A) ← (W2)
	TW2A	1	0	0	0	0	0	1	1	1	1	2	0	F	1	1	(W2) ← (A)
eratic	TAW3	1	0	0	1	0	0	1	1	0	1	2	4	D	1	1	(A) ← (W3)
Timer operation	TW3A	1	0	0	0	0	1	0	0	0	0	2	1	0	1	1	(W3) ← (A)
Time	TAW4	1	0	0	1	0	0	1	1	1	0	2	4	Е	1	1	$(A) \leftarrow (W4)$
	TW4A	1	0	0	0	0	1	0	0	0	1	2	1	1	1	1	(W4) ← (A)

Skip condition	Carry flag CY	Datailed description
_	_	Clears (0) to interrupt enable flag INTE, and disables the interrupt.
_	_	Sets (1) to interrupt enable flag INTE, and enables the interrupt.
V10 = 0: (EXF0) = 1	_	When V10 = 0 : Skips the next instruction when external 0 interrupt request flag EXF0 is "1." After skipping, clears (0) to the EXF0 flag. When the EXF0 flag is "0," executes the next instruction. When V10 = 1 : This instruction is equivalent to the NOP instruction. (V10: bit 0 of interrupt control register V1)
V11 = 0: (EXF1) = 1	_	When V11 = 0 : Skips the next instruction when external 1 interrupt request flag EXF1 is "1." After skipping, clears (0) to the EXF1 flag. When the EXF1 flag is "0," executes the next instruction. When V11 = 1 : This instruction is equivalent to the NOP instruction. (V11: bit 1 of interrupt control register V1)
(INT0) = "H" However, I12 = 1	-	When I12 = 1 : Skips the next instruction when the level of INT0 pin is "H." (I12: bit 2 of interrupt control register I1)
(INT0) = "L" However, I12 = 0	_	When I12 = 0: Skips the next instruction when the level of INT0 pin is "L."
(INT1) = "H" However, I22 = 1	_	When I22 = 1: Skips the next instruction when the level of INT1 pin is "H." (I22: bit 2 of interrupt control register I2)
(INT1) = "L" However, I22 = 0	-	When I22 = 0 : Skips the next instruction when the level of INT1 pin is "L."
_	_	Transfers the contents of interrupt control register V1 to register A.
_	_	Transfers the contents of register A to interrupt control register V1.
_	_	Transfers the contents of interrupt control register V2 to register A.
_	_	Transfers the contents of register A to interrupt control register V2.
_	_	Transfers the contents of interrupt control register I1 to register A.
_	_	Transfers the contents of register A to interrupt control register I1.
_	_	Transfers the contents of interrupt control register I2 to register A.
-	-/	Transfers the contents of register A to interrupt control register I2.
-		Transfers the contents of register A to timer control register PA.
-	(-/	Transfers the contents of timer control register W1 to register A.
_	_	Transfers the contents of register A to timer control register W1.
_	_	Transfers the contents of timer control register W2 to register A.
_	_	Transfers the contents of register A to timer control register W2.
_	_	Transfers the contents of timer control register W3 to register A.
_	_	Transfers the contents of register A to timer control register W3.
_	_	Transfers the contents of timer control register W4 to register A.
_	_	Transfers the contents of register A to timer control register W4.
		I



Parameter			Instruction code											r of s	s rot		
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀		ade	cimal on	Number of words	Number of cycles	Function
	TAW5	1	0	0	1	0	0	1	1	1	1	2	4	F	1	1	(A) ← (W5)
	TW5A	1	0	0	0	0	1	0	0	1	0	2	1	2	1	1	(W5) ← (A)
	TAW6	1	0	0	1	0	1	0	0	0	0	2	5	0	1	1	(A) ← (W6)
	TW6A	1	0	0	0	0	1	0	0	1	1	2	1	3	1	1	(W6) ← (A)
	TABPS	1	0	0	1	1	1	0	1	0	1	2	7	5	1	1	$ \begin{array}{l} (B) \leftarrow (TPS7\text{-}TPS4) \\ (A) \leftarrow (TPS3\text{-}TPS0) \end{array} $
	TPSAB	1	0	0	0	1	1	0	1	0	1	2	3	5	1	1	$ \begin{array}{l} (RPS7\text{-}RPS4) \leftarrow (B) \\ (TPS7\text{-}TPS4) \leftarrow (B) \\ (RPS3\text{-}RPS0) \leftarrow (A) \\ (TPS3\text{-}TPS0) \leftarrow (A) \end{array} $
	TAB1	1	0	0	1	1	1	0	0	0	0	2	7	0	1		(B) ← (T17–T14) (A) ← (T13–T10)
	T1AB	1	0	0	0	1	1	0	0	0	0	2	3	0	ð	1	$(R17-R14) \leftarrow (B)$ $(T17-T14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$ $(T13-T10) \leftarrow (A)$
	TAB2	1	0	0	1	1	1	0	0	0	1	2	7	1	1	1	(B) ← (T27–T24) (A) ← (T23–T20)
eration	T2AB	1	0	0	0	1	1	0	0	0	1	2	3	1	1	1	$(R27-R24) \leftarrow (B)$ $(T27-T24) \leftarrow (B)$ $(R23-R20) \leftarrow (A)$ $(T23-T20) \leftarrow (A)$
Timer operation	TAB3	1	0	0	1	1	1	0	0	1	0	2	7	2	1	1	(B) ← (T37–T34) (A) ← (T33–T30)
-	ТЗАВ	1	0	0	0	2	1	0	0	1	0	2	3	2	1	1	$(R37-R34) \leftarrow (B)$ $(T37-T34) \leftarrow (B)$ $(R33-R30) \leftarrow (A)$ $(T33-T30) \leftarrow (A)$
	TAB4	1	0	0	1	1	1	0	0	1	1	2	7	3	1	1	(B) ← (T47–T44) (A) ← (T43–T40)
	Т4АВ	1	0	0	0	1	1	0	0	1	1	2	3	3	1	1	$(R4L7-R4L4) \leftarrow (B)$ $(T47-T44) \leftarrow (B)$ $(R4L3-R4L0) \leftarrow (A)$ $(T43-T40) \leftarrow (A)$
	Т4НАВ	1	0	0	0	1	1	0	1	1	1	2	3	7	1	1	(R4H7−R4H4) ← (B) (R4H3−R4H0) ← (A)
	TR1AB	1	0	0	0	1	1	1	1	1	1	2	3	F	1	1	(R17-R14) ← (B) (R13-R10) ← (A)
	TR3AB	1	0	0	0	1	1	1	0	1	1	2	3	В	1	1	(R37-R34) ← (B) (R33-R30) ← (A)
	T4R4L	1	0	1	0	0	1	0	1	1	1	2	9	7	1	1	(T47−T40) ← (R4L7−R4L0)

		_
Skip condition	Carry flag CY	Datailed description
_	_	Transfers the contents of timer control register W5 to register A.
_	_	Transfers the contents of register A to timer control register W5.
_	_	Transfers the contents of timer control register W6 to register A.
_	_	Transfers the contents of register A to timer control register W6.
_	_	Transfers the high-order 4 bits of prescaler to register B, and transfers the low-order 4 bits of prescaler to register A.
-	_	Transfers the contents of register B to the high-order 4 bits of prescaler and prescaler reload register RPS, and transfers the contents of register A to the low-order 4 bits of prescaler and prescaler reload register RPS.
_	_	Transfers the high-order 4 bits of timer 1 to register B, and transfers the low-order 4 bits of timer 1 to register A.
-	_	Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1, and transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1.
-	_	Transfers the high-order 4 bits of timer 2 to register B, and transfers the low-order 4 bits of timer 2 to register A.
_	_	Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2, and transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2.
_	_	Transfers the high-order 4 bits of timer 3 to register B, and transfers the low-order 4 bits of timer 3 to register A.
-	_	Transfers the contents of register B to the high-order 4 bits of timer 3 and timer 3 reload register R3, and transfers the contents of register A to the low-order 4 bits of timer 3 and timer 3 reload register R3.
-	1	Transfers the high-order 4 bits of timer 4 to register B, and transfers the low-order 4 bits of timer 4 to register A.
- <	-	Transfers the contents of register B to the high-order 4 bits of timer 4 and timer 4 reload register R4L, and transfers the contents of register A to the low-order 4 bits of timer 4 and timer 4 reload register R4L.
-	_	Transfers the contents of register B to the high-order 4 bits of timer 4 reload register R4H, and transfers the contents of register A to the low-order 4 bits of timer 4 reload register R4H.
-	_	Transfers the contents of register B to the high-order 4 bits of timer 1 reload register R1, and transfers the contents of register A to the low-order 4 bits of timer 1 reload register R1.
_	_	Transfers the contents of register B to the high-order 4 bits of timer 3 reload register R3, and transfers the contents of register A to the low-order 4 bits of timer 3 reload register R3.
-	_	Transfers the contents of timer 4 reload register R4L to timer 4.



<u> </u>															T.,	l	
Parameter						In	stru	ction	cod	e					umber of words	umber of cycles	Function
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀			ecimal tion	Number of words	Number of cycles	T diletteri
	SNZT1	1	0	1	0	0	0	0	0	0	0	2	8	0	1	1	V12 = 0: (T1F) = 1 ? After skipping, (T1F) ← 0 V12 = 0: NOP
ration	SNZT2	1	0	1	0	0	0	0	0	0	1	2	8	1	1	1	V13 = 0: (T2F) = 1 ? After skipping, (T2F) ← 0 V13 = 0: NOP
Timer operation	SNZT3	1	0	1	0	0	0	0	0	1	0	2	8	2	1	1	V20 = 0: (T3F) = 1 ? After skipping, (T3F) ← 0 $V20 = 0$: NOP
Ē	SNZT4	1	0	1	0	0	0	0	0	1	1	2	8	3	1	1	V21 = 0: (T4F) = 1 ? After skipping, (T4F) \leftarrow 0 V21 = 0: NOP
	IAP0	1	0	0	1	1	0	0	0	0	0	2	6	0	1	1	(A) ← (P0)
	OP0A	1	0	0	0	1	0	0	0	0	0	2	2	0	1	1	(P0) ← (A)
	IAP1	1	0	0	1	1	0	0	0	0	1	2	6	1	1	1	(A) ← (P1)
	OP1A	1	0	0	0	1	0	0	0	0	1	2	2	1	1	1	(P1) ← (A)
	IAP2	1	0	0	1	1	0	0	0	1	0	2	6	2	1	1	 (A2–A0) ← (P22–P20) (A3) ← 0
	OP2A	1	0	0	0	1	0	0	0	1	0	2	2	2	1	1	 (P22–P20) ← (A2–A0)
	IAP3	1	0	0	1	1	0	0	0	1	1	2	6	3	1	1	(A) ← (P3)
	ОРЗА	1	0	0	0	1	0	0	0	1	1	2	2	3	1	1	(P3) ← (A)
	IAP6	1	0	0	1	1	0	0	1	1	0	2	6	6	1	1	(A) ← (P6)
	OP6A	1	0	0	0	1	0	0	1	1	0	2	2	6	1	1	(P6) ← (A)
	CLD	0	0	0	0	0	1	0	0	0	1	0	1	1	1	1	(D) ← 1
eration	RD	0	0	0	0	0	1	0	1	0	0	0	1	4	1	1	$ \begin{array}{l} (D(Y)) \leftarrow 0 \\ (Y) = 0 \text{ to } 6 \end{array} $
Input/Output operation	SD	0	0	0	0	0	1	0	1	0	1	0	1	5	1	1	(D(Y)) ← 1 (Y) = 0 to 6
nt/Ou	SZD	0	0	0	0	1	0	0	1	0	0	0	2	4	1	1	(D(Y)) = 0 ?
ldul		0	0	0	0	1	0	1	0	1	1	0	2	В	1	1	(Y) = 0 to 6
	RCP	1	0	1	0	0	0	1	1	0	0	2	8	С	1	1	C ← 0
	SCP	1	0	1	0	0	0	1	1	0	1	2	8	D	1	1	C ← 1
	TAPU0	1	0	0	1	0	1	0	1	1	1	2	5	7	1	1	(A) ← (PU0)
	TPU0A	1	0	0	0	1	0	1	1	0	1	2	2	D	1	1	(PU0) ← (A)
	TAPU1	1	0	0	1	0	1	1	1	1	0	2	5	Ε	1	1	(A) ← (PU1)
	TPU1A	1	0	0	0	1	0	1	1	1	0	2	2	Е	1	1	(PU1) ← (A)

Skip condition	Carry flag CY	Datailed description
V12 = 0: (T1F) = 1	-	Skips the next instruction when the contents of bit 2 (V12) of interrupt control register V1 is "0" and the contents of T1F flag is "1." After skipping, clears (0) to T1F flag.
V13 = 0: (T2F) =1	-	Skips the next instruction when the contents of bit 3 (V13) of interrupt control register V1 is "0" and the contents of T2F flag is "1." After skipping, clears (0) to T2F flag.
V20 = 0: (T3F) = 1	-	Skips the next instruction when the contents of bit 0 (V2 ₀) of interrupt control register V2 is "0" and the contents of T3F flag is "1." After skipping, clears (0) to T3F flag.
V21 = 0: (T4F) =1	-	Skips the next instruction when the contents of bit 1 (V21) of interrupt control register V2 is "0" and the contents of T4F flag is "1." After skipping, clears (0) to T4F flag.
_	_	Transfers the input of port P0 to register A.
_	_	Outputs the contents of register A to port P0.
_	_	Transfers the input of port P1 to register A.
_	_	Outputs the contents of register A to port P1.
_	_	Transfers the input of port P2 to register A.
_	_	Outputs the contents of register A to port P2.
_	_	Transfers the input of port P3 to register A.
_	_	Outputs the contents of register A to port P3.
-	_	Transfers the input of port P6 to register A.
_	_	Outputs the contents of register A to port P6.
_	_	Sets (1) to all port D.
-	-	Clears (0) to a bit of port D specified by register Y.
-	-	Sets (1) to a bit of port D specified by register Y.
(D(Y)) = 0 However, (Y)=0 to 6	. (Skips the next instruction when a bit of port D specified by register Y is "0." Executes the next instruction when a bit of port D specified by register Y is "1."
		Clears (0) to port C.
_	_	Sets (1) to port C. Transfers the contents of pull up control register DLIO to register A
_	_	Transfers the contents of pull-up control register PU0 to register A.
_	_	Transfers the contents of register A to pull-up control register PU0.
_	_	Transfers the contents of pull-up control register PU1 to register A.
_	_	Transfers the contents of register A to pull-up control register PU1.



MAOII	INE INS				143	(11	10		ים	•	1 1 1	-3)	"	,011	umu	eu)	
Parameter						In	stru	ction	cod	е					oer of rds	er of les	Function
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀		ade otati	cimal on	Number of words	Number of cycles	runction
	TAK0	1	0	0	1	0	1	0	1	1	0	2	5	6	1	1	(A) ← (K0)
	TK0A	1	0	0	0	0	1	1	0	1	1	2	1	В	1	1	(K0) ← (A)
_	TAK1	1	0	0	1	0	1	1	0	0	1	2	5	9	1	1	(A) ← (K1)
eratio	TK1A	1	0	0	0	0	1	0	1	0	0	2	1	4	1	1	(K1) ← (A)
odo tr	TAK2	1	0	0	1	0	1	1	0	1	0	2	5	Α	1	1	(A) ← (K2)
Input/Output operation	TK2A	1	0	0	0	0	1	0	1	0	1	2	1	5	1	1	(K2) ← (A)
),tndt	TFR0A	1	0	0	0	1	0	1	0	0	0	2	2	8	1	1	(FR0) ← (A)
	TFR1A	1	0	0	0	1	0	1	0	0	1	2	2	9	1	1	(FR1) ← (A)
	TFR2A	1	0	0	0	1	0	1	0	1	0	2	2	Α	1	1	(FR2) ← (A)
	СМСК	1	0	1	0	0	1	1	0	1	0	2	9	Α	1	1	Ceramic resonator selected
tion	CRCK	1	0	1	0	0	1	1	0	1	1	2	9	В	1	1	RC oscillator selected
perat	СҮСК	1	0	1	0	0	1	1	1	0	1	2	9	D	1	1	Quartz-crystal oscillator selected
Clock operation	TRGA	1	0	0	0	0	0	1	0	0	1	2	0	9	1	1	$(RG_0) \leftarrow (A_0)$
Ö	TAMR	1	0	0	1	0	1	0	0	1	0	2	5	2	1	1	$(A) \leftarrow (MR)$
	TMRA	1	0	0	0	0	1	0	1	1	0	2	1	6	1	1	$(MR) \leftarrow (A)$
	TABAD	1	0	0	1	1	1	1	0	0	1	2	7	9	1		Q13 = 0: (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) Q13 = 1: (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0)
	TALA	1	0	0	1	0	0	1	0	0	1	2	4	9	1	1	$(A3, A2) \leftarrow (AD1, AD0)$ $(A1, A0) \leftarrow 0$
tion	TADAB	1	0	0	0	1	1	1	0	0	1	2	3	9	1	1	
A/D conversion operati	ADST	1	0	1	0	0	1	1	1	1	1	2	9	F	1		(ADF) ← 0 A/D conversion starting
/D convers	SNZAD	1	0	1	0	0	0	0	1	1	1	2	8	7	1		V22 = 0: (ADF) = 1 ? After skipping, (ADF) ← 0 V22 = 1: NOP
⋖	TAQ1	1	0	0	1	0	0	0	1	0	0	2	4	4	1	1	(A) ← (Q1)
	TQ1A	1	0	0	0	0	0	0	1	0	0	2	0	4	1	1	$(Q1) \leftarrow (A)$
	TAQ2	1	0	0	1	0	0	0	1	0	1	2	4	5	1	1	(A) ← (Q2)
	TQ2A	1	0	0	0	0	0	0	1	0	1	2	0	5	1	1	(Q2) ← (A)
	TAQ3	1	0	0	1	0	0	0	1	1	0	2	4	6	1	1	(A) ← (Q3)
	TQ3A	1	0	0	0	0	0	0	1	1	0	2	0	6	1	1	(Q3) ← (A)

	>	
Skip condition	Carry flag CY	Datailed description
_	_	Transfers the contents of key-on wakeup control register K0 to register A.
_	_	Transfers the contents of register A to key-on wakeup control register K0.
_	_	Transfers the contents of key-on wakeup control register K1 to register A.
_	_	Transfers the contents of register A to key-on wakeup control register K1.
_	_	Transfers the contents of key-on wakeup control register K2 to register A.
_	_	Transfers the contents of register A to key-on wakeup control register K2.
_	_	Transferts the contents of register A to port output format control register FR0.
_	_	Transferts the contents of register A to port output format control register FR1.
_	_	Transferts the contents of register A to port output format control register FR2.
-	-	Selects the ceramic resonator for main clock f(XIN).
_	_	Selects the RC oscillation circuit for main clock f(XIN).
_	_	Selects the quartz-crystal oscillation circuit for main clock f(XIN).
_	_	Transfers the contents of clock control regiser RG to register A.
_	_	Transfers the contents of clock control regiser MR to register A.
_	_	Transfers the contents of register A to clock control register MR.
-	_	In the A/D conversion mode (Q13 = 0), transfers the high-order 4 bits (AD9–AD6) of register AD to register B, and the middle-order 4 bits (AD5–AD2) of register AD to register A. In the comparator mode (Q13 = 1), transfers the middle-order 4 bits (AD7–AD4) of register AD to register B, and the low-order 4 bits (AD3–AD0) of register AD to register A. (Q13: bit 3 of A/D control register Q1)
_	_	Transfers the low-order 2 bits (AD1, AD0) of register AD to the high-order 2 bits (AD3, AD2) of register A.
-		In the comparator mode (Q13 = 1), transfers the contents of register B to the high-order 4 bits (AD7–AD4) of comparator register, and the contents of register A to the low-order 4 bits (AD3–AD0) of comparator register. (Q13 = bit 3 of A/D control register Q1)
_	-	Clears (0) to A/D conversion completion flag ADF, and the A/D conversion at the A/D conversion mode (Q13 = 0) or the comparator operation at the comparator mode (Q13 = 1) is started. (Q13 = bit 3 of A/D control register Q1)
V22 = 0: (ADF) = 1	_	When V22 = 0 : Skips the next instruction when A/D conversion completion flag ADF is "1." After skipping, clears (0) to the ADF flag. When the ADF flag is "0," executes the next instruction. (V22: bit 2 of interrupt control register V2)
_	_	Transfers the contents of A/D control register Q1 to register A.
_	_	Transfers the contents of register A to A/D control register Q1.
-	_	Transfers the contents of A/D control register Q2 to register A.
_	_	Transfers the contents of register A to A/D control register Q2.
_	-	Transfers the contents of A/D control register Q3 to register A.
_	_	Transfers the contents of register A to A/D control register Q3.



MACII	INE INS	IK	<u> </u>	110	CNI	(1)	שו	<u> </u>	מ	r 1	ואז	<u>-3)</u>	(or	itinu	iea)	
Parameter						In	stru	ction	cod	le					er of Is	er of	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀	Hexa	ade otati		Number o	Number of cycles	Function
	NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	(PC) ← (PC) + 1
	POF	0	0	0	0	0	0	0	0	1	0	0	0	2	1	1	Transition to RAM back-up mode
	EPOF	0	0	0	1	0	1	1	0	1	1	0	5	В	1	1	POF instruction valid
	SNZP	0	0	0	0	0	0	0	0	1	1	0	0	3	1	1	(P) = 1 ?
ion	WRST	1	0	1	0	1	0	0	0	0	0	2	Α	0	1	1	(WDF1) = 1 ? After skipping, (WDF1) ← 0
Other operation	DWDT	1	0	1	0	0	1	1	1	0	0	2	9	С	1	1	Stop of watchdog timer function enabled
her o	SRST	0	0	0	0	0	0	0	0	0	1	0	0	1	1	1	System reset occurrence
ŏ	SVDE	1	0	1	0	0	1	0	0	1	1	2	9	3	1	1	At RAM back-up: voltage drop detection circuit valid.
	RBK	0	0	0	1	0	0	0	0	0	0	0	4	0	1	1	$p6 \leftarrow 0$ when TABP p instruction is executed
	SBK	0	0	0	1	0	0	0	0	0	1	0	4	1	1	1	$p6 \leftarrow 1$ when TABP p instruction is executed
	TABSI	1	0	0	1	1	1	1	0	0	0	2	7	8	1	1	(B) ← (SI7–SI4) (A) ← (SI3–SI0)
	TSIAB	1	0	0	0	1	1	1	0	0	0	2	3	8	1	1	(SI7−SI4) ← (B) (SI3−SI0) ← (A)
				5	\	2											

Skip condition	Carry flag CY	Datailed description
-	-	No operation; Adds 1 to program counter value, and others remain unchanged.
-	-	Puts the system in RAM back-up state by executing the POF instruction after executing the EPOF instruction.
-	_	Makes the immediate after POF instruction valid by executing the EPOF instruction.
(P) = 1	-	Skips the next instruction when the P flag is "1". After skipping, the P flag remains unchanged.
(WDF1) = 1	_	Skips the next instruction when watchdog timer flag WDF1 is "1." After skipping, clears (0) to the WDF1 flag. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction.
-	-	Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.
-	-	System reset occurs.
-	-	The voltage drop detection circuit is valid at RAM back-up mode when VDCE pin is "H".
_	-	Sets referring data area to pages 0 to 63 when the TABP p instruction is executed. This instruction is valid only for the TABP p instruction.
-	_	Sets referring data area to pages 64 to 127 when the TABP p instruction is executed. This instruction is valid only for the TABP p instruction.
-	_	Transfers the high-order 4 bits (SI7–SI4) of register SI to register B, and transfers the low-order 4 bits (SI3–SI0) of register SI to register A.
_	_	Transfers the contents of register B to the high-order 4 bits (SI7–SI4) of register SI, and transfers the contents of register A to the low-order 4 bits (SI3–SI0) of register SI.





INSTRUCTION CODE TABLE

II GVII	RUC	HON	COL		RFF														
	D9-D4	000000	000001	000010	000011	000100	000101	000110	000111	001000	001001	001010	001011	001100	001101	001110	001111		011000 011111
D3-D0	Hex. notation	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10–17	18–1F
0000	0	NOP	BLA	SZB 0	BMLA	RBK	TASP	A 0	LA 0	TABP 0	TABP 16	TABP 32	TABP 48	BML	BML	BL	BL	ВМ	В
0001	1	SRST	CLD	SZB 1	_	SBK	TAD	A 1	LA 1	TABP 1	TABP 17	TABP 33	TABP 49	BML	BML	BL	BL	вм	В
0010	2	POF	-	SZB 2	_	_	TAX	A 2	LA 2	TABP 2	TABP 18	TABP 34	TABP 50	BML	BML	BL	BL	ВМ	В
0011	3	SNZP	INY	SZB 3	_	_	TAZ	A 3	LA 3	TABP 3	TABP 19	TABP 35	TABP 51	BML	BML	BL	BL	вм	В
0100	4	DI	RD	SZD	_	RT	TAV1	A 4	LA 4	TABP 4	TABP 20	TABP 36	TABP 52	BML	BML	BL	BL	вм	В
0101	5	EI	SD	SEAn	_	RTS	TAV2	A 5	LA 5	TABP 5	TABP 21	TABP 37	TABP 53	BML	BML	BL	BL	вм	В
0110	6	RC	-	SEAM	_	RTI	_	A 6	LA 6	TABP 6	TABP 22	TABP 38	TABP 54	BML	BML	BL	BL	вм	В
0111	7	sc	DEY	_	_	_	_	A 7	LA 7	TABP 7	TABP 23	TABP 39	TABP 55	BML	BML	BL	BL	вм	В
1000	8	-	AND	_	SNZ0	LZ 0	_	A 8	LA 8	TABP 8	TABP 24	TABP 40	TABP 56	BML	BML	BL	BL	ВМ	В
1001	9	-	OR	TDA	SNZ1	LZ 1	-	A 9	LA 9	TABP 9	TABP 25	TABP 41	TABP 57	BML	BML	BL	BL	ВМ	В
1010	Α	AM	TEAB	TABE	SNZI0	LZ 2	_	A 10	LA 10	TABP 10	TABP 26	TABP 42	TABP 58	BML	BML	BL	BL	ВМ	В
1011	В	AMC	-	_	SNZI1	LZ 3	EPOF	A 11	LA 11	TABP 11	TABP 27	TABP 43	TABP 59	BML	BML	BL	BL	вм	В
1100	С	TYA	СМА	_	_	RB 0	SB 0	A 12	LA 12	TABP 12	TABP 28	TABP 44	TABP 60	BML	BML	BL	BL	вм	В
1101	D	-	RAR	_	_	RB 1	SB 1	A 13	LA 13	TABP 13	TABP 29	TABP 45	TABP 61	BML	BML	BL	BL	вм	В
1110	E	ТВА	TAB	_	TV2A	RB 2	SB 2	A 14	LA 14	TABP 14	TABP 30	TABP 46	TABP 62	BML	BML	BL	BL	вм	В
1111	F	-	TAY	SZC	TV1A	RB 3	SB 3	A 15	LA 15	TABP 15	TABP 31	TABP 47	TABP 63	BML	BML	BL	BL	вм	В


The above table shows the relationship between machine language codes and machine language instructions. D3-D0 show the low-order 4 bits of the machine language code, and D9-D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "-."

The codes for the second word of a two-word instruction are described below.

	The	secon	d word
BL	1р	paaa	aaaa
BML	1р	paaa	aaaa
BLA	1p	pp00	pppp
BMLA	1p	pp00	pppp
SEA	00	0111	nnnn
SZD	00	0010	1011

- A page referred by the TABP instruction can be switched by the SBK and RBK instructions.
- The pages which can be referred by the TABP instruction after the SBK instruction is executed are 64 to 127. (Ex. TABP $0 \rightarrow TABP 64$)
- The pages which can be referred by the TABP instruction after the RBK instruction is executed are 0 to 63.
- When the SBK instruction is not used, the pages which can be referred by the TABP instruction are 0 to 63.





INSTRUCTION CODE TABLE (continued)

1121	RUC	HON	COL)E 1 <i>F</i>	RFF	(con	tinue	ea)										
]/	09-D4	100000	100001	100010	100011	100100	100101	100110	100111	101000	101001	101010	101011	101100	101101	101110	101111	110000
D3-D0	Hex. notation	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	30–3F
0000	0	_	TW3A	OP0A	T1AB	_	TAW6	IAP0	TAB1	SNZT1	-	WRST	TMA 0	TAM 0	XAM 0	XAMI 0	XAMD 0	LXY
0001	1	ı	TW4A	OP1A	T2AB	ı	ı	IAP1	TAB2	SNZT2	_	_	TMA 1	TAM 1	XAM 1	XAMI 1	XAMD 1	LXY
0010	2	_	TW5A	OP2A	ТЗАВ	_	TAMR	IAP2	ТАВ3	SNZT3	-	_	TMA 2	TAM 2	XAM 2	XAMI 2	XAMD 2	LXY
0011	3	_	TW6A	ОРЗА	T4AB	_	TAI1	IAP3	TAB4	SNZT4	SVDE	-	TMA 3	TAM 3	XAM 3	XAMI 3	XAMD 3	LXY
0100	4	TQ1A	TK1A	_		TAQ1	TAI2	_	-	_		-	TMA 4	TAM 4	XAM 4	XAMI 4	XAMD 4	LXY
0101	5	TQ2A	TK2A	_	TPSAB	TAQ2	-	-	TABPS	_	-	-	TMA 5	TAM 5	XAM 5	XAMI 5	XAMD 5	LXY
0110	6	TQ3A	TMRA	OP6A	-	TAQ3	TAK0	IAP6	_	_	_	-	TMA 6	TAM 6	XAM 6	XAMI 6	XAMD 6	LXY
0111	7	_	TI1A	_	T4HAB	_	TAPU0	-	_	SNZAD	T4R4L	(-)	TMA 7	TAM 7	XAM 7	XAMI 7	XAMD 7	LXY
1000	8	_	TI2A	TFR0A	TSIAB	_	_	_	TABSI	_	A	_	TMA 8	TAM 8	XAM 8	XAMI 8	XAMD 8	LXY
1001	9	TRGA	-	TFR1A	TADAB	TALA	TAK1	-	TABAD	-0		_	TMA 9	TAM 9	XAM 9	XAMI 9	XAMD 9	LXY
1010	Α	_	-	TFR2A	-	-	TAK2	1	-		смск	TPAA	TMA 10	TAM 10	XAM 10	XAMI 10	XAMD 10	LXY
1011	В	_	TK0A	_	TR3AB	TAW1	-	-	1	_	CRCK	-	TMA 11	TAM 11	XAM 11	XAMI 11	XAMD 11	LXY
1100	С	_	_	_		TAW2	-		<u>_</u>	RCP	DWDT	_	TMA 12	TAM 12	XAM 12	XAMI 12	XAMD 12	LXY
1101	D	-	_	TPU0A	-	TAW3	1		_	SCP	СҮСК	_	TMA 13	TAM 13	XAM 13	XAMI 13	XAMD 13	LXY
1110	Е	TW1A	_	TPU1A	_	TAW4	TAPU1	_	_	_	_	_	TMA 14	TAM 14	XAM 14	XAMI 14	XAMD 14	LXY
1111	F	TW2A	-	-	TR1AB	TAW5	_	_	-	_	ADST	_	TMA 15	TAM 15	XAM 15	XAMI 15	XAMD 15	LXY

The above table shows the relationship between machine language codes and machine language instructions. D₃-D₀ show the low-order 4 bits of the machine language code, and D₉-D₄ show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "-."

The codes for the second word of a two-word instruction are described below.

	The	secon	d word
BL	1p	paaa	aaaa
BML	1p	paaa	aaaa
BLA	1р	pp00	pppp
BMLA	1p	pp00	pppp
SEA	00	0111	nnnn
SZD	00	0010	1011



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions		Ratings	Unit
/DD	Supply voltage			-0.3 to 6.5	V
/I	Input voltage			-0.3 to VDD+0.3	V
	P0, P1, P2, P3, P6, D0-D6, RESET, XIN, VDCE				
/ı	Input voltage CNTR0, CNTR1, INT0, INT1			-0.3 to VDD+0.3	V
/ı	Input voltage AIN0, AIN1			-0.3 to VDD+0.3	V
/o	Output voltage	Output transistors in cut-of	ff state	-0.3 to VDD+0.3	V
	P0, P1, P2, P3, P6, D0–D6, RESET, C				
′ 0	Output voltage CNTR0, CNTR1	Output transistors in cut-of	ff state	-0.3 to VDD+0.3	V
' 0	Output voltage Xout			-0.3 to VDD+0.3	V
d	Power dissipation	Ta = 25 °C 32P6U	I-A	300	m\
opr	Operating temperature range			-20 to 85	°C
stg	Storage temperature range			-40 to 125	°C
		eg R.			
		ed.			
		ed.			





RECOMMENDED OPERATING CONDITIONS 1

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Condition	ns		Limits		Uni
-				Min.	Тур.	Max.	
VDD	Supply voltage	Mask ROM version	f(STCK) ≤ 6 MHz	4.0		5.5	V
	(when ceramic resonator/on-chip		f(STCK) ≤ 4.4 MHz	2.7		5.5	
	oscillator is used)		f(STCK) ≤ 2.2 MHz	2.0		5.5	
			f(STCK) ≤ 1.1 MHz	1.8		5.5	-
		One Time PROM version		4.0		5.5	
			f(STCK) ≤ 4.4 MHz	2.7	L	5.5	
			f(STCK) ≤ 2.2 MHz	2.5		5.5	
VDD	Supply voltage	f(STCK) ≤ 4.4 MHz		2.7		5.5	V
	(when RC oscillation is used)						
Vdd	Supply voltage	Mask ROM version	f(XIN) ≤ 50 kHz	2.0		5.5	V
	(when quartz-crystal oscillator is used)	One Time PROM version	` ′	2.5		5.5	
VRAM	RAM back-up voltage	Mask ROM version	at RAM back-up mode	1.6			V
		One Time PROM version	at RAM back-up mode	2.0			
Vss	Supply voltage				0		V
ViH	"H" level input voltage	P0, P1, P2, P3, P6, D0-D6	S, VDCE, XIN	0.8VDD		VDD	V
ViH	"H" level input voltage	RESET		0.85VDD		VDD	V
ViH	"H" level input voltage	CNTR0, CNTR1, INT0, IN	T1	0.85VDD		VDD	V
VIL	"L" level input voltage	P0, P1, P2, P3, P6, D0-D0	S, VDCE, XIN	0		0.2VDD	V
VIL	"L" level input voltage	RESET		0		0.3VDD	V
VIL	"L" level input voltage	CNTR0, CNTR1, INT0, IN	T1	0		0.15VDD	V
Iон(peak)	"H" level peak output current	P0, P1, D0-D6	VDD = 5 V			-20	mA
		CNTR0	VDD = 3 V			-10	1
Iон(peak)	"H" level peak output current	C, CNTR1	VDD = 5 V			-30	mA
			VDD = 3 V			-15	1
Iон(avg)	"H" level average output current	P0, P1, D0-D6	VDD = 5 V			-10	mA
	(Note)	CNTR0	VDD = 3 V			-5	1
Iон(avg)	"H" level average output current	C, CNTR1	VDD = 5 V			-20	mA
	(Note)		VDD = 3 V			-10	1
IOL(peak)	"L" level peak output current	P0, P1, P2, P6	VDD = 5 V			24	mA
			VDD = 3 V			12]
IoL(peak)	"L" level peak output current	P3, RESET	VDD = 5 V			10	mA
. ,	, () ·		VDD = 3 V			4	
IoL(peak)	"L" level peak output current	D0-D6, C	VDD = 5 V			24	m/
. ,		CNTR0, CNTR1	VDD = 3 V			12	1
loL(avg)	"L" level average output current	P0, P1, P2, P6	VDD = 5 V			12	mA
` "	(Note)		VDD = 3 V			6	1
IoL(avg)	"L" level average output current	P3, RESET	VDD = 5 V			5	m/
` "	(Note)	,	VDD = 3 V			2	1
loL(avg)	"L" level average output current	D0-D6, C	VDD = 5 V			15	m/
- (3)	(Note)	CNTR0, CNTR1	VDD = 3 V			7	1
ΣΙοн(avg)	"H" level total average current	D0-D6, C, CNTR0, CNTR				-60	m/
(avg)		P0, P1	•			-60	-
Σlo∟(avg)	"L" level total average current	P2, D0–D6, RESET, CNTR	0 CNTR1			80	m/
_,oc(avg)	2 love total average current	P0, P1, P3, P6	o, omitt			80	┤ ''''

Note: The average output current is the average value during 100 ms.




Notice: This is not a final specification. Some parametric limits are subject to change.


RECOMMENDED OPERATING CONDITIONS 2

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter		Conditions			Limits		Unit
Cymbol	1 drameter				Min.	Тур.	Max.	Oilli
f(XIN)	Oscillation frequency	Mask ROM	Through mode	VDD = 4.0 to 5.5 V			6.0	MHz
	(with a ceramic resonator)	version		VDD = 2.7 to 5.5 V			4.4	
				VDD = 2.0 to 5.5 V			2.2	
				VDD = 1.8 to 5.5 V			1.1	
			Frequency/2 mode	VDD = 2.7 to 5.5 V			6.0	
				VDD = 2.0 to 5.5 V			4.4	
				VDD = 1.8 to 5.5 V			2.2	
			Frequency/4, 8 mode	VDD = 2.0 to 5.5 V	C		6.0	
				VDD = 1.8 to 5.5 V			4.4	
		One Time PROM	Through mode	VDD = 4.0 to 5.5 V	3		6.0	
		version		VDD = 2.7 to 5.5 V			4.4	
				VDD = 2.5 to 5.5 V			2.2	
			Frequency/2 mode	VDD = 2.7 to 5.5 V			6.0	
				VDD = 2.5 to 5.5 V			4.4	
			Frequency/4, 8 mode	VDD = 2.5 to 5.5 V			6.0	
f(XIN)	Oscillation frequency	VDD = 2.7 to 5.5 \	i .				4.4	MHz
	(at RC oscillation) (Note)							
f(XIN)	Oscillation frequency	Mask ROM	Through mode	VDD = 4.0 to 5.5 V			4.8	MHz
	(with a ceramic resonator selected,	version	70	VDD = 2.7 to 5.5 V			3.2	
	external clock input)			VDD = 2.0 to 5.5 V			1.6	
		4		VDD = 1.8 to 5.5 V			0.8	
			Frequency/2 mode	VDD = 2.7 to 5.5 V			4.8	
				VDD = 2.0 to 5.5 V			3.2	
				VDD = 1.8 to 5.5 V			1.6	
			Frequency/4, 8 mode	VDD = 2.0 to 5.5 V			4.8	
				VDD = 1.8 to 5.5 V			3.2	
	≪	One Time PROM	Through mode	VDD = 4.0 to 5.5 V			4.8	
		version		VDD = 2.7 to 5.5 V			3.2	
	-0-			VDD = 2.5 to 5.5 V			1.6	
		F	Frequency/2 mode	VDD = 2.7 to 5.5 V			4.8	
				VDD = 2.5 to 5.5 V			3.2	1
			Frequency/4, 8 mode	VDD = 2.5 to 5.5 V			4.8	1

Note: The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.






RECOMMENDED OPERATING CONDITIONS 3

(Mask ROM version: $Ta = -20 \, ^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Parameter	Condition	Conditions				Unit
Oscillation frequency Mack POM version Vpp 2.0 to 5.5.				Тур.	Max.	
Oscillation frequency	Mask ROM version	VDD = 2.0 to 5.5 V			50	kHz
(with a quartz-crystal oscillator)	One Time PROM version	VDD = 2.5 to 5.5 V			50	
Timer external input frequency	CNTR0, CNTR1		- "/OTO: "		f(STCK)/6	
Timer external input period	CNTR0, CNTR1		3/f(STCK)			S
			-		_	μs
valid supply voltage rising time	One Time PROM version	$VDD = 0 \rightarrow 2.5 \text{ V}$			100	
	inounced	Rico				
	("H" and "L" pulse width) Power-on reset circuit valid supply voltage rising time	("H" and "L" pulse width) Power-on reset circuit Mask ROM version valid supply voltage rising time One Time PROM version	("H" and "L" pulse width) Power-on reset circuit Mask ROM version $VDD = 0 \rightarrow 1.8 \text{ V}$	("H" and "L" pulse width) Power-on reset circuit valid supply voltage rising time Mask ROM version VDD = $0 \rightarrow 1.8 \text{ V}$ One Time PROM version VDD = $0 \rightarrow 2.5 \text{ V}$	("H" and "L" pulse width) Power-on reset circuit valid supply voltage rising time Mask ROM version VDD = $0 \rightarrow 1.8 \text{ V}$ One Time PROM version VDD = $0 \rightarrow 2.5 \text{ V}$	("H" and "L" pulse width) Power-on reset circuit valid supply voltage rising time Mask ROM version VDD = $0 \rightarrow 1.8 \text{ V}$ 100 One Time PROM version VDD = $0 \rightarrow 2.5 \text{ V}$ 100





ELECTRICAL CHARACTERISTICS 1

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Test co	Test conditions			Limits		
				Min.	Тур.	Max.	Unit	
Voh	"H" level output voltage	VDD = 5 V	IOH = -10 mA	3			V	
	P0, P1, D0-D6, CNTR0		IOH = -3 mA	4.1				
		VDD = 3 V	IOH = -5 mA	2.1				
			IOH = −1 mA	2.4				
Vон	"H" level output voltage	VDD = 5 V	IOH = -20 mA	3			V	
	C, CNTR1		IOH = -6 mA	4.1				
		VDD = 3 V	IOH = -10 mA	2.1				
			IOH = -3 mA	2.4				
VoL	"L" level output voltage	VDD = 5 V	IOL = 12 mA			2	V	
	P0, P1, P2, P6		IOL = 4 mA	J.		0.9		
		VDD = 3 V	IOL = 6 mA			0.9		
			IOL = 2 mA			0.6		
Vol	"L" level output voltage	VDD = 5 V	IOL = 5 mA			2	V	
	P3, RESET	VDD = 3 V	IOL = 1 mA			0.9		
			IOL = 2 mA			0.9		
Vol	"L" level output voltage	VDD = 5 V	IOL = 15 mA			2	V	
	Do-D6, C, CNTR0, CNTR1		IOL = 5 mA			0.9		
		VDD = 3 V	IoL = 9 mA			1.4		
		_0	IOL = 3 mA			0.9		
Іін	"H" level input current	VI = VDD				2	μΑ	
	P0, P1, P2, P3, P6,	Port P6 selected			_	,		
	D0–D6, VDCE, RESET,	1 5111 6 55150						
	CNTR0, CNTR1,							
	INTO, INT1							
lıL	"L" level input current	VI = 0 V				-2	μΑ	
IIL	P0, P1, P2, P3, P6,	P0, P1 No pull-up				_	μΛ	
	D0-D6, VDCE,	Port P6 selected						
	CNTR0, CNTR1,	1 of 1 o science						
	INTO, INT1							
Rpu	Pull-up resistor value	VI = 0 V	VDD = 5 V	30	60	125	kΩ	
KPU	P0, P1, RESET	V1 = 0 V	VDD = 3 V	50	120	250	- K22	
\/ \/_	Hysteresis	VDD = 5 V	V DD = 3 V	30	0.2	230	V	
V I+ - V I-		VDD = 3 V			0.2		- V	
\/\/_	CNTR0, CNTR1, INT0, INT1	VDD = 5 V			1		V	
V I + - V I -	Hysteresis RESET				0.4		\	
(/DINIO)		VDD = 3 V		000	1	700	1.11-	
f(RING)	On-chip oscillator clock frequency	VDD = 5 V		200	500	700	kHz	
		VDD = 3 V	Vpp 4.0.V	100	250	400	-	
. (() (;;)	_	Mask ROM version	VDD = 1.8 V	30	120	200		
$\Delta f(XIN)$	Frequency error	$VDD = 5 V \pm 10 \%, Ta =$	25 ℃			±17	%	
	(with RC oscillation,							
	error of external R, C not included)	$VDD = 3 V \pm 10 \%, Ta =$	25 °C			±17	%	
	(Note)							

Note: When RC oscillation is used, use the external 30 or 33 pF capacitor (C).





ELECTRICAL CHARACTERISTICS 2

(Mask ROM version: Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted) (One Time PROM version: Ta = -20 °C to 85 °C, VDD = 2.5 to 5.5 V, unless otherwise noted)


Symbol		Parameter	Test conditions		Limits			Unit
Symbol		Farameter	rest conditions			Тур.	Max.	Unit
IDD	Supply current	at active mode	VDD = 5 V	f(STCK) = f(XIN)/8		1.4	2.8	mA
		(with a ceramic resonator,	f(XIN) = 6 MHz	f(STCK) = f(XIN)/4		1.6	3.2	
		on-chip oscillator stop)		f(STCK) = f(XIN)/2		2.0	4.0	
				f(STCK) = f(XIN)		2.8	5.6	
			VDD = 5 V	f(STCK) = f(XIN)/8		1.1	2.2	mA
			f(XIN) = 4 MHz	f(STCK) = f(XIN)/4		1.2	2.4	
				f(STCK) = f(XIN)/2	× ×	1.5	3.0	
				f(STCK) = f(XIN)	C	2.0	4.0	
			VDD = 3 V	f(STCK) = f(XIN)/8		0.4	0.8	mA
			f(XIN) = 4 MHz	f(STCK) = f(XIN)/4	5	0.5	1.0	
				f(STCK) = f(XIN)/2	,	0.6	1.2	
				f(STCK) = f(XIN)		0.8	1.6	
		at active mode	VDD = 5 V	f(STCK) = f(XIN)/8		55	110	μΑ
		(with a quartz-crystal	f(XIN) = 32 kHz	f(STCK) = f(XIN)/4		60	120	
		oscillator,		f(STCK) = f(XIN)/2		65	130	
		on-chip oscillator stop)		f(STCK) = f(XIN)		70	140	
			VDD = 3 V	f(STCK) = f(XIN)/8		12	24	μΑ
			f(XIN) = 32 kHz	f(STCK) = f(XIN)/4		13	26	
				f(STCK) = f(XIN)/2		14	28	
				f(STCK) = f(XIN)		15	30	
		at active mode	VDD = 5 V	f(STCK) = f(RING)/8		50	100	μΑ
		(with an on-chip oscillator,		f(STCK) = f(RING)/4		70	140	
		f(XIN) stop)		f(STCK) = f(RING)/2		100	200	
				f(STCK) = f(RING)		150	300	
			VDD = 3 V	f(STCK) = f(RING)/8		10	20	μΑ
				f(STCK) = f(RING)/4		15	30	
				f(STCK) = f(RING)/2		20	40	
				f(STCK) = f(RING)		35	70	
		at RAM back-up mode	Ta = 25 °C			0.1	3	μΑ
		(POF instruction execution)	VDD = 5 V				10	
			VDD = 3 V				6	

A/D CONVERTER RECOMMENDED OPERATING CONDITIONS


(Comparator mode included, Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Conditi		Unit			
Symbol	Farameter	Conditi	Min.	Тур.	Max.	Onit	
VDD	Supply voltage	Mask ROM version		2.0		5.5	V
		One Time PROM version		3.0		5.5	1
VIA	Analog input voltage			0		VDD	V
f(ADCK)	A/D conversion clock	Mask ROM version	VDD = 4.0 to 5.5 V	0.8		334	kHz
	frequency		VDD = 2.7 to 5.5 V	0.8		245	1
	(Note)		VDD = 2.2 to 5.5 V	0.8		3.9	1
			VDD = 2.0 to 5.5 V	0.8	A-6	1.8	1
		One Time PROM version	VDD = 4.0 to 5.5 V	0.8	-7	334	1
			VDD = 3.0 to 5.5 V	0.8		123	

Note: Definition of A/D conversion clock (ADCK)



<Operating condition map of A/D conversion clock (ADCK) >



A/D CONVERTER CHARACTERISTICS

(Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions -		Limits			- Unit
Symbol	Parameter			Min.	Тур.	Max.	011
_	Resolution					10	bits
_	Linearity error	2.7 (3.0) V ≤ VDD ≤ 5.5 V (():	One Time PROM version)			±2	LSE
		Mask ROM version	2.2 V ≤ VDD < 2.7 V			±4	
_	Differential non-linearity error	2.2 (3.0) V ≤ VDD ≤ 5.5 V (():	One Time PROM version)			±0.9	LSE
Vот	Zero transition voltage	Mask ROM version	VDD = 5.12 V	0	10	20	m۷
			VDD = 3.072 V	0	7.5	15	
			VDD = 2.56 V	0	7.5	15	1
		One Time PROM version	VDD = 5.12 V	0	15	30	
			VDD = 3.072 V	3	13	23	
VFST	Full-scale transition voltage	Mask ROM version	VDD = 5.12 V	5105	5115	5125	mV
			VDD = 3.072 V	3064.5	3072	3079.5	1
			VDD = 2.56 V	2552.5	2560	2567.5	1
		One Time PROM version	VDD = 5.12 V	5100	5115	5130	
			VDD = 3.072 V	3065	3075	3085	
_	Absolute accuracy	Mask ROM version	2.0 V ≤ VDD < 2.2 V			±8	LSE
	(Quantization error excluded)						
IAdd	A/D operating current	VDD = 5 V			150	450	μА
	(Note 1)	VDD = 3 V			75	225	
TCONV	A/D conversion time	f(XIN) = 6 MHz				31	μs
		f(STCK) = f(XIN) (XIN through	gh mode)				
		ADCK=INSTCK/6					
_	Comparator resolution					8	bits
-	Comparator error (Note 2)	Mask ROM version	VDD = 5.12 V			±20	mV
			VDD = 3.072 V			±15	
			VDD = 2.56 V			±15	1
		One Time PROM version	VDD = 5.12 V			±30	
			VDD = 3.072 V			±23	
_	Comparator comparison time	f(XIN) = 6 MHz				4	μs
		f(STCK) = f(XIN) (XIN through	gh mode)				
		ADCK=INSTCK/6					

Notes 1: When the A/D converter is used, IADD is added to IDD (supply current).

Logic value of comparison voltage Vref-

$$V_{ref} = \frac{V_{DD}}{256} \times n$$

n = Value of register AD (n = 0 to 255)



^{2:} As for the error from the ideal value in the comparator mode, when the contents of the comparator register is n, the logic value of the comparison voltage Vref which is generated by the built-in DA converter can be obtained by the following formula.

VOLTAGE DROP DETECTION CIRCUIT CHARACTERISTICS


(Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			
Syllibol	Farameter	rest conditions	Min.	Тур.	Max.	- Unit	
VRST-	Detection voltage	Ta = 25 °C	1.4	1.5	1.6	V	
	(reset occurs) (Note 1)		1.1		1.9		
VRST+	Detection voltage	Ta = 25 °C	1.5	1.6	1.7	V	
	(reset release) (Note 2)		1.2		2.0		
VRST+ -	Detection voltage hysteresis			0.1		V	
VRST-							
IRST	Operation current (Note 3)	VDD = 5 V		50	100	μΑ	
		VDD = 3 V		30	60		
Trst	Detection time	$VDD \rightarrow (VRST - 0.1 \text{ V}) \text{ (Note 4)}$		0.2	1.2	ms	

Notes 1: The detected voltage (VRST-) is defined as the voltage when reset occurs when the supply voltage (VDD) is falling.

- 2: The detected voltage (VRST+) is defined as the voltage when reset is released when the supply voltage (VDD) is rising from reset occurs.
- 3: When the voltage drop detection circuit is used (VDCE pin = "H"), IRST is added to IDD (power current).
- 4: The detection time (TRST) is defined as the time until reset occurs when the supply voltage (VDD) is falling to [VRST- 0.1 V].

BASIC TIMING DIAGRAM





BUILT-IN PROM VERSION

In addition to the mask ROM versions, the 4583 Group has the One Time PROM versions whose PROMs can only be written to and not be erased.

The built-in PROM version has functions similar to those of the mask ROM versions, but it has PROM mode that enables writing to built-in PROM

Table 21 shows the product of built-in PROM version. Figure 69 shows the pin configurations of built-in PROM versions.

The One Time PROM version has pin-compatibility with the mask ROM version.

Table 21 Product of built-in PROM version

Part number	PROM size	RAM size	Package	ROM type
	(X 10 bits)	(X 4 bits)		
M34583EDFP	16384 words	384 words	32P6U-A	One Time PROM [shipped in blank]




Fig. 69 Pin configuration of built-in PROM version

(1) PROM mode

The built-in PROM version has a PROM mode in addition to a normal operation mode. The PROM mode is used to write to and read from the built-in PROM.

In the PROM mode, the programming adapter can be used with a general-purpose PROM programmer to write to or read from the built-in PROM as if it were M5M27C256K.

Programming adapter is listed in Table 22. Contact addresses at the end of this data sheet for the appropriate PROM programmer.

· Writing and reading of built-in PROM

Programming voltage is 12.5 V. Write the program in the PROM of the built-in PROM version as shown in Figure 70.


(2) Notes on handling

- ①A high-voltage is used for writing. Take care that overvoltage is not applied. Take care especially at turning on the power.
- ②For the One Time PROM version shipped in blank, Renesas Technology Corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Figure 71 before using is recommended (Products shipped in blank: PROM contents is not written in factory when shipped).

(3) Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCU

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the One time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.



Microcomputer	Name of Programming Adapter
M34583EDFP	PCA7442FP




Fig. 70 PROM memory map





Fig. 71 Flow of writing and test of the product shipped in blank

PACKAGE OUTLINE

32P6U-A Recommended

Plastic 32pin 7×7mm body LQFP



REVISION HISTORY

4583 GROUP DATA SHEET

Rev.	Date		Description
1		Page	Summary
1.00	Feb. 18, 2003	_	First edition issued
	Apr. 15, 2003		Some values of the following table are revised. RECOMMENDED OPERATING CONDITIONS 1; • Supply voltage (when quartz-crystal oscillator is used)
		143	 RAM back voltage RECOMMENDED OPERATING CONDITIONS 3; Oscillation frequency (with a quartz-crystal oscillator)
		147	A/D CONVERTER RECOMMENDED OPERATING CONDITIONS; • Supply voltage
		148	 A/D conversion clock frequency A/D CONVERTER CHARACTERISTCS; Linearity error Differential non-linearity error
			Zero transition voltage Full-scale transition voltage
			Comparator error
2.01	Sep.16, 2003		Port block diagram (7): Period measurement mode added.
		24	Fig.17: Period measurement mode added.
		38	(12) PWM output function (C/CNTR1, timer 3, timer 4) revised.
		39	(14) Precautions: Timer 4 revised.
		52	Fig. 42: SRST instruction added .
		55	Note on voltage drop detection circuit added.
		56	Table 16 Port level revised.
		65	LIST OF PRECAUTIONS: Timer 4 revised.
	-	69	LIST OF PRECAUTIONS: Note on voltage drop detection circuit added.
3.00	Aug.06, 2004	. •	
		4	Description of RESET pin revised.
		32	Fig.26: Note 7 added.
		37	Some description revised.
		43	Some description revised.
		44	Fig.33: "DI" instruction added.
		70	Note on Power Source Voltage added.
		71	Note 2 : revised.

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system tha

- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES http://www.renesas.com

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH

Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001