


STM1810 STM1811 STM1812 STM1813 STM1815 STM1816 STM1817 STM1818

Low power reset circuit

Features

- Precision monitoring of 3 V , 3.3 V, and 5 V supply voltages
- Four output configurations:
 - Push-Pull, Active-High (STM1812,1817)
 - Push-Pull, Active-Low (STM1810,1815)
 - Open Drain, Active-Low (STM1811,1816)
 - Open Drain, Active-Low with Push-Button Detect (STM1813,1818)
- Reset pulse width 100 ms (min)
- Low supply current 4 μA (typ)
- Guaranteed assertion down to V_{CC} = 1.0 V (0 °C to 105 °C)
- Factory-trimmed reset thresholds of 2.55 V,
 2.88 V, 3.06 V, 4.37 V, and 4.62 V (typ)
- Power supply transient immunity
- Push-button/manual reset detect (STM1813/1818)



- Operating temperature: –40 °C to 105 °C
- ± 2.5 % reset threshold accuracy: (-40 °C to 105 °C)
- Available in the SOT23-3 package
- Fully compatible with DS181x and MXD181x products.

Table 1. Device summary

Order codes	5 V	3.3 V/ 3.0 V	Active-Low RESET (Push-Pull)	Active-Low RESET (Open Drain)	Active-High RESET (Push-Pull)	Active-Low RESET (Open Drain, Bidirectional, with MR Detect)
STM1810L/M	~		~			
STM1811L/M	~			✓ ⁽¹⁾		
STM1812L/M	~				V	
STM1813L/M	~					V
STM1815T/S/R		~	~			
STM1816T/S/R		~		✓ (1)		
STM1817T/S/R		~			~	
STM1818T/S/R		~				V

^{1.} Active-low RST with internal pull-up resistor.

Contents

1	Desc	cription		5				
	1.1	Functi	onal block diagrams	7				
	1.2	Pin de	scriptions	7				
		1.2.1	Active-low RST output (push-pull)	7				
		1.2.2	Active-low RST output (open drain)	7				
		1.2.3	Active-high RST output (push-pull)	8				
		1.2.4	Active-low $\overline{\text{RST}}$ output (open drain with internal 5.5 k Ω pull-up) with manual reset detect	8				
		1.2.5	V _{CC}	8				
		1.2.6	V _{SS}	8				
2	Ope	ration .		9				
	2.1	Reset	output	9				
	2.2	Push-l	Push-button detect reset (STM1813/1818) 9					
	2.3	Interfacing to bidirectional microcontrollers (MCU's)						
	2.4	Negati	ive going V _{CC} transients	9				
	2.5	Valid F	RST output down to V _{CC} = 0 V	10				
3	Турі	cal ope	rating characteristics	. 13				
4	Maxi	imum ra	ating	. 17				
5	DC a	and AC	parameters	. 18				
6	Pack	age me	echanical	. 20				
7	Part	numbe	ring	. 22				
8	Revi	sion his	story	. 24				

List of tables

Table 1.	Device summary	1
Table 2.	Signal names	6
Table 3.	STM1810/STM1815	8
Table 4.	STM1811/STM1816	8
Table 5.	STM1812/STM1817	8
Table 6.	STM1813/STM1818	8
Table 7.	Absolute maximum ratings	17
Table 8.	Operating and AC measurement conditions	18
Table 9.	DC and AC characteristics	19
Table 10.	SOT23-3 – 3-lead small outline transistor package mechanical data	21
Table 11.	Ordering information scheme	22
Table 12.	Marking description	23
Table 13.	Document revision history	24
	•	

List of figures

Figure 1.	Package	1
Figure 2.	Logic diagram	5
Figure 3.	SOT23-3 connections	6
Figure 4.	Hardware hookup	6
Figure 5.	Push-pull active-low output (STM1810/1812/1815/1817)	7
Figure 6.	Open drain, active-low output (STM1811/1816)	7
Figure 7.	Open drain, active-low output (bidirectional, manual reset detect, STM1813/1818)	7
Figure 8.	Reset timing diagram	10
Figure 9.	Push-button manual reset with MR detect (STM1813/1818)	10
Figure 10.	Manual reset timing diagram, switch bounce/debounce (STM1813/1818)	11
Figure 11.	Interfacing MCUs with bidirectional reset pins (RST, open drain, STM1811/1816)	11
Figure 12.	Valid reset (RST) output down to V _{CC} = 0 V (push-pull)	11
Figure 13.	Valid reset (RST) output down to V _{CC} = 0 V (push-pull)	12
Figure 14.	Supply current vs. temperature (no load)	13
Figure 15.	Normalized reset time-out period (t _{rec}) vs. temperature	
	- V _{OD} = V _{TH} - V _{CC}	13
Figure 16.	V_{CC} -to-reset output delay vs. temperature - $V_{OD} = V_{TH} - V_{CC}$	14
Figure 17.	Voltage output low vs. I _{SINK}	14
Figure 18.	Voltage output high vs. I _{SOURCE}	15
Figure 19.	Normalized reset threshold vs. temperature	15
Figure 20.	Max transient duration NOT causing reset pulse vs. reset threshold overdrive	
Figure 21.	AC testing input/output waveforms	
Figure 22.	SOT23-3 – 3-lead small outline transistor package outline	20

1 Description

STM181x devices are low power reset devices used to monitor power supplies for microcontrollers. They perform a single function: asserting a reset signal whenever V_{CC} supply voltage drops below a preset value and keeping it asserted until V_{CC} has risen above the preset threshold for a minimum period of time (t_{rec}) . They provide excellent circuit reliability without additional external components when used with +3.0 V / +3.3 V (STM1815–STM1818), and +5 V (STM1810–STM1813) power supply systems.

A precision voltage reference and comparator monitors the V_{CC} input for an out-of-tolerance condition. When an invalid V_{CC} condition occurs, the reset output (RST) is forced low (or high in the case of RST) and remains asserted for t_{rec} after V_{CC} rises above the reset threshold. The STM1813/1818 also keep reset asserted for t_{rec} after the output is momentarily pulled to ground by an external push-button switch.

The STM1812 and STM1817 have an active-high, push-pull output. The STM1810 and STM1815 (push-pull) and STM1811, STM1813, STM1816, and STM1818 (Open Drain) have an active-low $\overline{\text{RST}}$ output. The open drain devices

(STM1811/STM1813/STM1816/STM1818) also have an internal pull-up resistor to V_{CC} . The STM1813 and STM1818 feature a debounced manual reset feature that asserts a reset if the \overline{RST} pin is pulled low for more than 1.5 µs. When used to initiate manual reset, \overline{RST} debounces signals from devices such as mechanical switches. For devices with this feature, the release of the external switch triggers the reset period.

The STM181x devices are guaranteed to output the correct logic state for V_{CC} down to 1.0 V (0 °C to +105 °C). They also provide a reset comparator designed to ignore fast transients on V_{CC} .

Reset thresholds are available between +2.55 V and +4.62 V. These small, low power devices are ideal for use in portable equipment. All are available in the space-saving 3-pin SOT23 package, and are specified from -40 °C to +105 °C. *Figure 4* shows a typical hardware hookup for STM181x devices to a Microcontroller.




Figure 2. Logic diagram


For STM1812, STM1817.

Table 2. Signal names

V _{SS}	Ground
RST	Active-low Reset Output
RST ⁽¹⁾	Active-high Reset Output
V _{CC}	Supply Voltage and Input for Reset Threshold Monitor


1. For STM1812, STM1817.

Figure 3. SOT23-3 connections



2. RST for STM1812 and STM1817.


Figure 4. Hardware hookup



- 1. RST for STM1812 and STM1817 (see *Table 1*).
- 2. Only valid for STM1813 and STM1818.


1.1 Functional block diagrams

Figure 5. Push-pull active-low output (STM1810/1812/1815/1817)




1. RST for STM1812 and STM1817.

Figure 6. Open drain, active-low output (STM1811/1816)



1. 5.5 k Ω internal pull-up resistor.

Figure 7. Open drain, active-low output (bidirectional, manual reset detect, STM1813/1818)



1. 5.5 k Ω internal pull-up resistor.

1.2 Pin descriptions

See Figure 2 and Table 2 for a brief overview of the signals connected to this device.

1.2.1 Active-low RST output (push-pull)

Pulses low when V_{CC} drops below V_{RST} , and stays low as long as V_{CC} is below the reset threshold. It remains low for t_{rec} after V_{CC} rises above the reset threshold.

1.2.2 Active-low RST output (open drain)

Pulses low when V_{CC} drops below V_{RST} , and stays low as long as V_{CC} is below the reset threshold. It remains low for t_{rec} after V_{CC} rises above the reset threshold. \overline{RST} output has an internal 5.5 k Ω pull-up resistor.

1.2.3 Active-high RST output (push-pull)

Pulses high when V_{CC} drops below V_{RST} , and stays high as long as V_{CC} is below the reset threshold. It remains high for t_{rec} after V_{CC} rises above the reset threshold.

1.2.4 Active-low $\overline{\text{RST}}$ output (open drain with internal 5.5 k Ω pull-up) with manual reset detect

Pulses low when V_{CC} drops below V_{RST} , or \overline{RST} is externally pulled low for at least 1.5 µs. It remains low for t_{PBRST} after V_{CC} rises above the reset threshold, or after the external manual reset is released (see *Figure 10*). \overline{RST} output has an internal 5.5 k Ω pull-up resistor.

1.2.5 V_{CC}

Supply voltage and input for V_{RST} comparator.

1.2.6 V_{SS}

Ground, is the reference for the power supply. It must be connected to the system ground.

Table 3. STM1810/STM1815

Pin	Name	Function		
1	RST	Active-low Reset Output (Push-pull)		
2	V _{CC}	upply Voltage and Input for Reset Threshold Monitor		
3	V _{SS}	Ground		

Table 4. STM1811/STM1816

Pin	Name	Function		
1	RST	Active-low Reset Output (Open Drain, with internal 5.5 kΩ pull-up resistor)		
2	V _{CC}	Supply Voltage and Input for Reset Threshold Monitor		
3	V _{SS}	Ground		

Table 5. STM1812/STM1817

Pin	Name	Function
1	RST	Active-high Reset Output (Push-pull)
2	V _{CC}	Supply Voltage and Input for Reset Threshold Monitor
3	V _{SS}	Ground

Table 6. STM1813/STM1818

Pin	Name	Function
1	RST	Active-low Reset Output (Open Drain, with internal 5.5 k Ω pull-up) with Push-Button/Manual Reset Detect
2	V _{CC}	Supply Voltage and Input for Reset Threshold Monitor
3	V_{SS}	Ground

2 Operation

2.1 Reset output

The STM181x asserts a reset signal to the Microcontroller (MCU) whenever V_{CC} goes below the reset threshold (V_{RST}), and is guaranteed valid down to V_{CC} = 1.0 V (0 °C to 105 °C). A microcontroller's (MCU) reset input starts the MCU in a known state. The STM1810 - STM1813/ STM1815 - STM1818 Low Power Reset circuits assert reset to prevent code-execution errors during power-up, power-down, and brownout conditions (*Figure 8*).

During power-up, once V_{CC} exceeds the reset threshold an internal timer keeps \overline{RST} low for the reset time-out period, t_{rec} . After this interval, \overline{RST} returns high.

If V_{CC} drops below the reset threshold, \overline{RST} goes low. Each time \overline{RST} is asserted, it stays low for at least the reset time-out period. Any time V_{CC} goes below the reset threshold, the internal timer clears. The reset timer starts when V_{CC} returns above the reset threshold. Reset t_{rec} is also triggered by an externally initiated rising edge on the \overline{RST} pin (STM1813/STM1818), following a low signal of 1.5 μ s minimum duration.

2.2 Push-button detect reset (STM1813/1818)

Many systems require push-button reset capability (*Figure 9*), allowing the user or external logic circuitry to initiate reset. On the STM1813/STM1818, a logic low on \overline{RST} held for greater than 1.5 µs asserts a reset. \overline{RST} deasserts following a 100 ms minimum reset timeout delay (t_{rec}). A manual reset input shorter than 1.5 µs may release \overline{RST} without the 100 ms minimum reset time-out delay. To facilitate use with mechanical switches, the STM1813/STM1818 contain internal debounce circuitry. A debounced waveform is shown in *Figure 10* The \overline{RST} output has an internal 5.5 k Ω pull-up resistor.

2.3 Interfacing to bidirectional microcontrollers (MCU's)

As the \overline{RST} output on the STM1811/STM1816 is open drain, these devices interface easily with MCU's that have bidirectional reset pins. Connecting the μP supervisor's reset (\overline{RST}) output directly to the microcontroller's reset (\overline{RST}) pin allows either device to assert reset (*Figure 11*). No external pull-up resistor is required, as it is within the STM1811/STM1816.

2.4 Negative going V_{CC} transients

The STM181x are relatively immune to negative-going V_{CC} transients (glitches). *Figure 20* shows typical transient duration versus reset comparator overdrive (for which the STM181x will NOT generate a reset pulse). The graph was generated using a negative pulse applied to V_{CC} , starting at 0.5 V above the actual reset threshold and ending below it by the magnitude indicated (comparator overdrive). The graph indicates the maximum pulse width a negative V_{CC} transient can have without causing a reset pulse. As the magnitude of the transient increases (further below the threshold), the maximum allowable pulse width decreases. Any combination of duration and overdrive which lies under the curve will NOT generate a reset signal. Typically, a V_{CC} transient that goes 100 mV below the reset

threshold and lasts 20 μ s or less will not cause a reset pulse. A 0.1 μ F bypass capacitor mounted as close as possible to the V_{CC} pin provides additional transient immunity.


2.5 Valid \overline{RST} output down to $V_{CC} = 0 \text{ V}$

When V_{CC} falls below 1 V, the \overline{RST} output no longer sinks current, but becomes an open circuit. In most systems this is not a problem, as most MCUs do not operate below 1 V. However, in applications where \overline{RST} output must be valid down to 0 V, a pull-down resistor may be added to hold the \overline{RST} output low (see *Figure 12*). This resistor must be large enough to not load the \overline{RST} output, and still be small enough to pull the output to ground. A 100 k Ω resistor is recommended.

Note:


The same situation applies for the active-high RST of the STM1810/1812. A 100 k Ω pull-up resistor to V_{CC} should be used if RST must remain valid for $V_{CC} <$ 1.0 V.

Figure 8. Reset timing diagram



1. RST for STM1812 and STM1817.

Figure 9. Push-button manual reset with MR detect (STM1813/1818)



VCC

External Push-button

RST

VCC

At the British of the British

Figure 10. Manual reset timing diagram, switch bounce/debounce (STM1813/1818)

Figure 11. Interfacing MCUs with bidirectional reset pins (RST, open drain, STM1811/1816)





Figure 12. Valid reset (\overline{RST}) output down to $V_{CC} = 0 \text{ V (push-pull)}$



1. \sim 100 k Ω resistor recommended.

5/




Figure 13. Valid reset (RST) output down to $V_{CC} = 0 \text{ V (push-pull)}$

1. ~100 k Ω resistor recommended.

3 Typical operating characteristics

Typical values are at $T_A = 25$ °C.

Figure 14. Supply current vs. temperature (no load)





Figure 15. Normalized reset time-out period (t_{rec}) vs. temperature








Figure 16. V_{CC} -to-reset output delay vs. temperature - $V_{OD} = V_{TH} - V_{CC}$










Figure 18. Voltage output high vs. I_{SOURCE}








Figure 20. Max transient duration NOT causing reset pulse vs. reset threshold overdrive

1. Reset occurs above the line.

4 Maximum rating

Stressing the device above the rating listed in *Table 7* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 7. Absolute maximum ratings

Symbol	Parameter	Value	Unit
T _{STG}	Storage Temperature (V _{CC} Off)	-55 to 150	°C
T _{SLD} ⁽¹⁾	Lead Solder Temperature for 10 seconds	260	°C
V _{IO}	Input or Output Voltage	-0.3 to V _{CC} +0.3	V
V _{CC}	Supply Voltage	-0.3 to 7.0	V
I _O	Output Current	20	mA
P_{D}	Power Dissipation	320	mW

Reflow at peak temperature of 255 °C to 260 °C for < 30 seconds (total thermal budget not to exceed 180 °C for between 90 to 150 seconds).

5 DC and AC parameters

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the measurement conditions summarized in *Table 8*. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 8. Operating and AC measurement conditions

Parameter	STM1810 - 1818	Unit
V _{CC} Supply Voltage	1.0 to 5.5	V
Ambient Operating Temperature (T _A)	-40 to 105	°C
Input Rise and Fall Times	⊴5	ns
Input Pulse Voltages	0.2 to 0.8 V _{CC}	V
Input and Output Timing Ref. Voltages	0.3 to 0.7 V _{CC}	V

Figure 21. AC testing input/output waveforms




Table 9. DC and AC characteristics

lable 9. DC and AC characteristics								
Sym	Alter- native	Description	Test Con	dition ⁽¹⁾	Min	Тур	Max	Unit
V		Operating Voltage	$T_A = 0$ to	+105 °C	1.0		5.5	V
V _{CC}		Operating Voltage	$T_A = -40 \text{ to}$	o +105 °C	1.2		5.5	V
امما		V _{CC} Supply Current	$V_{CC} = 3.6$	V, No load		4	10	μΑ
I _{CC}		vCC adbbis agricus	$V_{CC} = 5.5$	V, No load		9	16	μΑ
V _{IH}		Input High Voltage	STM1813/	1818 only	0.7 V _{CC}			V
V _{IL}		Input Low Voltage	STM1813/	1818 only			0.4	V
V _{OH}		Output High Voltage	0 < I _{OH} <	: 500 µA	V _{CC} - 0.5	V _{CC} - 0.1		V
		RST Output Source Current	V _{CC} ≥ V _{RST} (max), (STM1810/			350		μA
I _{OH}		RST Output Source Current	V _{CC} ≤ V _{RST} (min) (STM1812/			350		μA
l _{OL}		RST Output Sink Current	$V_{CC} \ge 2.7 \text{ V, Re}$ $V_{OUT} = (STM1810/1811/181)$: 0.4 V	10			mA
		RST Output Sink Current	$V_{CC} \ge 2.7 \text{ V, Res}$ $V_{OUT} = 0.4 \text{ V, (S)}$	10			mA	
C _{OUT}		Output Capacitance ⁽²⁾					10	pF
			Reset Thresholds					
		Reset Threshold	STM181xL 25 °C -40 to 105 °C		4.62		V	
				–40 to 105 °C	4.50		4.75	V
			STM181xM	25 °C		4.37		V
				–40 to 105 °C	4.25		4.49	V
V_{RST}			STM181xT	25 °C		3.06		V
, 421				–40 to 105 °C	2.98		3.15	V
			STM181xS	25 °C		2.88		V
			GTWTGTXG	–40 to 105 °C	2.80		2.97	V
			STM181xR	25 °C		2.55		V
			-40 to 105 °C		2.47		2.64	V
t _{RD}		V _{CC} to RST Delay	V _{CC} = (V _{TH} + 10 (V _{TH} – 2		2	5	μs	
	t _{rec} RST Pulse Width V _{CC} Rising				100	150	200	ms
		Push-Button	Reset Detect (STM1	813, STM1818)				
t _{PB}		Push-button Detect to RST	STM181	3/1818	1.5			μs
t _{PBRST}		Push-button RST Time-out	From Rising Edge		100	150	200	ms
		Internal Pull-up Resistance	STM1811/1816		3.5	5.5	7.5	kΩ
			STM181	STM1813/1818		5.5	7.5	kΩ

^{1.} Valid for Ambient Operating Temperature: $T_A = -40$ °C to 105 °C; $V_{CC} = 1.2$ V to 5.5 V (except where noted).

^{2.} The STM1811/1813/1816/1818 have an internal pull-up resistor which may sink 1 mA of current.



6 Package mechanical

In order to meet environmental requirements, ST offers these devices in ECOPACK[®] packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97.

The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.




Figure 22. SOT23-3 – 3-lead small outline transistor package outline


1. Drawing is not to scale.

Table 10. SOT23-3 – 3-lead small outline transistor package mechanical data

Symbol	mm			inches		
	Тур	Min	Max	Тур	Min	Max
Α		0.89	1.12		0.035	0.044
A1		0.01	0.10		0.001	0.004
A2		0.88	1.02		0.035	0.042
b		0.30	0.50		0.012	0.020
С		0.08	0.20		0.003	0.008
D		2.80	3.04		0.110	0.120
E		2.10	2.64		0.083	0.104
E1		1.20	1.40		0.047	0.055
е		0.89	1.03		0.035	0.041
e1		1.78	2.05		0.070	0.081
L	0.54			0.021		
L1		0.40	0.60		0.016	0.024
Q		0 °	8 °		0°	8°
N		3			3	

7 Part numbering





F = ECOPACK Package, Tape & Reel

Note: Contact the local ST sales office for availability.

For other options, or for more information on any aspect of this device, please contact the ST Sales Office nearest you.

Table 12. Marking description

Part Number	Reset Threshold	Output	Topside Marking ⁽¹⁾
STM1810L	4.62 V	Push-pull RST	9AAx
STM1810M	4.37 V	Push-pull RST	9ABx
STM1811L	4.62 V	Open Drain RST	9AHx
STM1811M	4.37 V	Open Drain RST	9AJx
STM1812L	4.62 V	Push-pull RST	9AQx
STM1812M	4.37 V	Push-pull RST	9ARx
STM1813L	4.62 V	Open Drain RST	9AXx
STM1813M	4.37 V	Open Drain RST	9AYx
STM1815T	3.06 V	Push-pull RST	9BGx
STM1815S	2.88 V	Push-pull RST	9BHx
STM1815R	2.55 V	Push-pull RST	9BJx
STM1816T	3.06 V	Open Drain RST	9BPx
STM1816S	2.88 V	Open Drain RST	9BQx
STM1816R	2.55 V	Open Drain RST	9BRx
STM1817T	3.06 V	Push-pull RST	9BWx
STM1817S	2.88 V	Push-pull RST	9BXx
STM1817R	2.55 V	Push-pull RST	9BYx
STM1818T	3.06 V	Open Drain RST	9CDx
STM1818S	2.88 V	Open Drain RST	9CEx
STM1818R	2.55 V	Open Drain RST	9CFx

x = letter assigned to indicate assembly work week (i.e., A = WW01 and WW02, B = WW03 and WW04, C = WW05 and WW06..., Z = WW51, WW52, and WW53).

8 Revision history

Table 13. Document revision history

Date	Revision	Changes
26-Aug-04	1.0	First Issue.
05-Oct-04	2.0	Update reset characteristics, add typical graphs, remove SC70 references (<i>Figure</i> , 2, 4, 7, 11, 12, 14, 15, 16, 17, 18, 19, 20, and 21, Table 9, 11, and 12).
19-Nov-04	3.0	Update dimensions (<i>Table 10</i>).
07-Dec-04	4.0	Remove some voltage options (Table 1, 10, 11, and 12).
29-Jun-05	5.0	Temperature range change (Figure 14, 15, 16, and 19; Table 8, 9, and 11).
11-Oct-05	6.0	Update typical operating characteristics, Lead-free text (<i>Figure 14</i> , 15, 16, 17, 18, 19, and 20; <i>Table 11</i> , and 12).
28-Aug-2007	7	Document reformatted. Update <i>Table 12</i> .

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com