

## PMIC Solution for 24V Systems with 2 High Performance Step-Down Converters

### **General Description**

The AAT2687 provides two independently regulated DC outputs; consisting of a high voltage step-down regulator and a low input voltage low dropout (LDO) regulator. The PMIC is optimized for low-cost 12V adapter inputs, making the device the ideal system-on-a-chip power solution for consumer communications equipment.

Channel 1 is a step-down regulator with an input voltage range 6.0 to 24V, providing up to 4.5A output current. 490kHz fixed switching frequency allows small L/C filtering components. Channel 1 utilizes voltage mode control configured for optimum performance across the entire output voltage and load range.

Channel 2 is a low-dropout (LDO) regulator providing up to 600mA output current. The device provides extremely low output noise, low quiescent current and excellent transient response.

The controller includes integrated cycle-by-cycle overcurrent protection, soft-start and over-temperature disable features. Independent input and enable pins provide maximum design flexibility.

The AAT2687 is available in the Pb-free, 4x5mm 24-pin TQFN package. The rated operating temperature range is  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .


#### **Features**

- 2-Output Step-Down Converters:
  - Channel 1 Step-Down: V<sub>IN1</sub> = 6V to 24V
    - V<sub>OUT1</sub> Adjustable from 1.5V to 5.5V
    - I<sub>OUT1</sub> up to 4.5A
    - High Switching Frequency
    - Voltage Mode Control
    - PWM Fixed Frequency for Low-Ripple
  - Channel 2 (LDO): V<sub>IN2</sub> = 2.7V to 5.5V
    - I<sub>OUT2</sub> up to 600mA
    - 1V Dropout Voltage at 600mA
    - High Accuracy ±1.5%
- Small Solution Size
  - System On a Chip
  - Ultra-small External L/C
- Shutdown Current <35µA</li>
- Independent Enable Pins
- Programmable Over-Current Protection
- Over-Temperature Protection
- Internal Soft Start
- 4x5mm 24-Pin TQFN Low Profile Thermally Enhanced Package
- -40°C to 85°C Temperature Range

## **Applications**

- DSL and Cable Modems
- Notebook Computers
- Satellite Settop Box
- Wireless LAN Systems

## **Typical Application**





## PMIC Solution for 24V Systems with 2 High Performance Step-Down Converters


## Pin Descriptions

Pin #	Symbol	Function			
1	LX1	Channel 1 step-down converter switching pin. Connect output inductor to this pin. Connect all four LX1 pins together.			
2	LX1	Channel 1 step-down converter switching pin. Connect output inductor to this pin. Connect all four LX1 pins together.			
3, 4	N/C	No Connect. Can be used to route IN1 and EP.			
5	BST1	Channel 1 step-down regulator boost drive input pin. Connect the cathode of fast rectifier from this pin and connect a 100nF capacitor from this pin to the channel 1 switching node (LX1) for internal high-side MOSFET gate drive.			
6	EN1	Channel 1 step-down regulator enable input pin. Active high enables the channel 1 output. It can be tied to VIN1.			
7	GND2	Ground pin for Channel 2. Power return pin for channel 2. Connect return of channel 2 input and output ca- pacitors close to this pin for best noise performance.			
8	EN2	Channel 2 linear low dropout (LDO) enable input pin. Active high enables the channel 2 output. It can be tied to VOUT1.			
9	N/C	No Connect. Can be used to route IN2.			
10	IN2	Input supply voltage pin for channel 2 linear low dropout (LDO) regulator. Connect 2.2µF ceramic input capacitor close to this pin.			
11	OUT2	Output of channel 2 of linear low dropout (LDO) regulator. Connect a $2.2\mu F$ ceramic capacitor from this pin to GND pin.			
12	N/C	No Connect. Can be used to route OUT2.			
13	RS1	Channel 1 output current sense pin. Connect a small signal resistor from this pin to channel 1 switching node (LX) to enable over-current sense for step-down converter.			
14	OS1	Channel 1 output sense voltage pin. Connect to the output capacitor to enable over-current sense for step-down converter.			
15	COMP1	Compensation pin for channel 1 step-down regulator. Connect a series resistor, capacitor network to compensate the voltage mode control loop.			
16	FB1	Feedback input pin for channel 1 step-down converter. Connect an external resistor divider to this pin to program the output voltage to the desired value.			
17	GND1	Ground pin for Channel 1. Power return pin for channel 1. Connect return of channel 1 input and output capacitors close to this pin for best noise performance.			
18	VL1	Internal linear regulator for channel 1 step-down converter. Connect a $2.2\mu\text{F}/6.3\text{V}$ capacitor from this pin to GND1 pin.			
19	VL1	Internal linear regulator for channel 1 step-down converter. Connect to pin 18.			
20	N/C	No Connect. Do not connect to any node on the PCB.			
21	N/C	No Connect. Can be connected to GND.			
22	IN1	Input supply voltage pin for channel 1 step-down regulator. Connect both IN1 pins together. Connect the input capacitor close to this pin for best noise performance.			
23	LX1	Channel 1 step-down converter switching pin. Connect output inductor to this pin. Connect all four LX1 pins together.			
24	LX1	Channel 1 step-down converter switching pin. Connect output inductor to this pin. Connect all four LX1 pins together.			
EP	EP	Exposed paddle tied to IN1. Connect to PCB heatsink for optimum thermal performance of internal LDO device.			



## PMIC Solution for 24V Systems with 2 High Performance Step-Down Converters

## **Pin Configuration**



## Absolute Maximum Ratings<sup>1</sup>

Symbol	Description	Value	Units
$V_{IN1}$ , $V_{EN1}$	IN1, LX, EN1 to GND	-0.3 to 30.0	V
$V_{IN2}$	IN2, VL1, OUT2 to GND	-0.3 to 6.0	V
$V_{BST1-LX1}$	BST1 to LX1	-0.3 to 6.0	V
$V_{CONTROL}$	FB1, COMP1, RS1, OS1, OUT2 to GND	$-0.3$ to $V_{IN(LO)} + 0.3$	V
$V_{EN2}$	EN2 to GND	$-0.3 \text{ to V}_{IN2} + 0.3$	V
I <sub>IN1(PULSED)</sub>	IN1 to LX1	12.0	А
T <sub>J</sub>	Operating Junction Temperature Range	-40 to 150	°C
T <sub>LEAD</sub>	Maximum Soldering Temperature (at leads, 10 sec)	300	°C

#### Thermal Information

Symbol	Description	Value	Units
$\Theta_{JA}$	Thermal Resistance <sup>2</sup>	33	°C/W
$P_{D}$	Maximum Power Dissipation <sup>3</sup>	3.0	W

<sup>1.</sup> Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum Rating should be applied at any one time.

Mounted on an FR4 board with exposed paddle connected to ground plane.

<sup>3.</sup> Derate 30 mW/°C above 25°C ambient temperature.



## PMIC Solution for 24V Systems with 2 High Performance Step-Down Converters

## Electrical Characteristics<sup>1</sup>

 $V_{IN1}$  = 12.0V,  $V_{IN2}$  =3.3V;  $T_A$  = -40°C to 85°C, unless noted otherwise. Typical values are at  $T_A$  = 25°C.

$ \begin{array}{ c c c } \hline \textbf{Channel 1: Step-Down Converter} \\ \hline V_{IN1} & Input Voltage \\ \hline V_{UVLO1} & UVLO Threshold \\ \hline \hline V_{OUT1} & Output Voltage Range \\ \hline V_{FB1} & Feedback Pin Voltage \\ \hline V_{OUT} & Output Voltage Accuracy \\ \hline \Delta V_{OUT/VOUT} & Line Regulation \\ \hline \Delta V_{OUT/VOUT} & Load Regulation \\ \hline I_{Q1} & Quiescent Current \\ \hline I_{SHDN1} & Shutdown Current \\ \hline V_{OCP1} & Over-Current Offset Voltage Current \\ \hline I_{LX1} & LX Pin Leakage Current \\ \hline D_{MAX} & Maximum Duty Cycle \\ \hline T_{ON(MIN)} & Minimum On-Time \\ \hline \end{array} $	$\begin{array}{c} V_{IN:} \\ V_{IN:} \\ V_{IN:} \\ \end{array}$	Rising  Hysteresis  = 25°C  = 0A to 4.5A  = 6V to 24V, V <sub>OUT1</sub> = 12V, V <sub>OUT1</sub> = 3.3  = High, No load  = Low, V <sub>L1</sub> = 0V  = High, V <sub>IN1</sub> = 6.0  = 24.0V, V <sub>EN1</sub> = Lo	V, I <sub>OUT1</sub> = 0A to 4.5.		3.0 1.5 0.591 -2.5	300 0.600 0.06 0.18 0.6	24.0 5.0 5.5 0.609 2.5	V V mV V V V % %/V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c} V_{IN} \\ \hline V_{IN} \\ \hline \end{array}$	Hysteresis  = 25°C  = 0A to 4.5A  = 6V to 24V, V <sub>OUT1</sub> = 12V, V <sub>OUT1</sub> = 3.3°  = High, No load  = Low, V <sub>L1</sub> = 0V  = High, V <sub>IN1</sub> = 6.0°	V, I <sub>OUT1</sub> = 0A to 4.5.		3.0 1.5 0.591	0.600 0.06 0.18	5.0 5.5 0.609	V mV V V V %/A
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c} V_{IN} \\ \hline V_{IN} \\ \hline \end{array}$	Hysteresis  = 25°C  = 0A to 4.5A  = 6V to 24V, V <sub>OUT1</sub> = 12V, V <sub>OUT1</sub> = 3.3°  = High, No load  = Low, V <sub>L1</sub> = 0V  = High, V <sub>IN1</sub> = 6.0°	V, I <sub>OUT1</sub> = 0A to 4.5.		1.5 0.591	0.600 0.06 0.18	5.5 0.609	mV V V V W %/V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c} V_{IN} \\ \hline V_{IN} \\ \hline \end{array}$ $\begin{array}{c} T_A : \\ V_{IN} \\ \hline \end{array}$ $\begin{array}{c c} V_{IN} \\ \hline \end{array}$ $\begin{array}{c c} V_{IN} \\ \hline \end{array}$ $\begin{array}{c c} V_{EN} \\ \hline \end{array}$	= 25°C = 25°C = 0A to 4.5A = 6V to 24V, V <sub>OUT1</sub> = 12V, V <sub>OUT1</sub> = 3.3°C = High, No load = Low, V <sub>L1</sub> = 0V = High, V <sub>IN1</sub> = 6.0°C	V, I <sub>OUT1</sub> = 0A to 4.5.		1.5 0.591	0.600 0.06 0.18	0.609	V V V % %/V
$\begin{array}{c cccc} V_{FB1} & Feedback Pin Voltage \\ V_{OUT} & Output Voltage Accuracy \\ \hline \frac{\Delta V_{OUT/V_{OUT}}}{\Delta V_{IN}} & Line Regulation \\ \hline \frac{\Delta V_{OUT/V_{OUT}}}{\Delta I_{OUT}} & Load Regulation \\ \hline I_{Q1} & Quiescent Current \\ \hline I_{SHDN1} & Shutdown Current \\ \hline V_{OCP1} & Over-Current Offset Volt \\ \hline I_{LX1} & LX Pin Leakage Current \\ \hline D_{MAX} & Maximum Duty Cycle \\ \hline T_{ON(MIN)} & Minimum On-Time \\ \hline \end{array}$	$\begin{array}{c} T_{A}:\\ y & I_{OUT}\\ V_{IN:} \\ \end{array}$ $\begin{array}{c} V_{IN:}\\ V_{EN}\\ V_{EN}\\ V_{EN}\\ \end{array}$ $\begin{array}{c} V_{EN}\\ V_{EN}\\ V_{IN:} \end{array}$	= 25°C <sub>T1</sub> = 0A to 4.5A <sub>I1</sub> = 6V to 24V, V <sub>OUT1</sub> <sub>I1</sub> = 12V, V <sub>OUT1</sub> = 3.3' <sub>V1</sub> = High, No load <sub>V1</sub> = Low, V <sub>L1</sub> = 0V <sub>V1</sub> = High, V <sub>IN1</sub> = 6.0	V, I <sub>OUT1</sub> = 0A to 4.5.		1.5 0.591	0.06	0.609	V V % %/V
$\begin{array}{c cccc} V_{FB1} & Feedback Pin Voltage \\ V_{OUT} & Output Voltage Accuracy \\ \hline \frac{\Delta V_{OUT/V_{OUT}}}{\Delta V_{IN}} & Line Regulation \\ \hline \frac{\Delta V_{OUT/V_{OUT}}}{\Delta I_{OUT}} & Load Regulation \\ \hline I_{Q1} & Quiescent Current \\ \hline I_{SHDN1} & Shutdown Current \\ \hline V_{OCP1} & Over-Current Offset Volt \\ \hline I_{LX1} & LX Pin Leakage Current \\ \hline D_{MAX} & Maximum Duty Cycle \\ \hline T_{ON(MIN)} & Minimum On-Time \\ \hline \end{array}$	$\begin{array}{ccc} y & & I_{OUI} \\ & & V_{IN:} \\ & & V_{IN:} \\ & & V_{EN} \\ & & V_{EN} \\ & & V_{EN} \\ & & V_{IN:} \end{array}$	T1 = 0A to 4.5A 11 = 6V to 24V, V <sub>OUT1</sub> 12 = 12V, V <sub>OUT1</sub> = 3.3 13 = High, No load 14 = Low, V <sub>L1</sub> = 0V 15 = High, V <sub>IN1</sub> = 6.0	V, I <sub>OUT1</sub> = 0A to 4.5.		0.591	0.06	0.609	V % %/V %/A
$\begin{array}{c c} V_{\text{OUT}} & \text{Output Voltage Accuracy} \\ \hline \Delta V_{\text{OUT}}/V_{\text{OUT}} \\ \hline \Delta V_{\text{IN}} & \text{Line Regulation} \\ \hline \Delta V_{\text{OUT}}/V_{\text{OUT}} \\ \hline \Delta I_{\text{OUT}} & \text{Load Regulation} \\ \hline I_{Q1} & \text{Quiescent Current} \\ \hline I_{\text{SHDN1}} & \text{Shutdown Current} \\ \hline V_{\text{OCP1}} & \text{Over-Current Offset Volt} \\ \hline I_{\text{LX1}} & \text{LX Pin Leakage Current} \\ \hline D_{\text{MAX}} & \text{Maximum Duty Cycle} \\ \hline T_{\text{ON(MIN)}} & \text{Minimum On-Time} \\ \hline \end{array}$	$\begin{array}{ccc} y & & I_{OUI} \\ & & V_{IN:} \\ & & V_{IN:} \\ & & V_{EN} \\ & & V_{EN} \\ & & V_{EN} \\ & & V_{IN:} \end{array}$	T1 = 0A to 4.5A 11 = 6V to 24V, V <sub>OUT1</sub> 12 = 12V, V <sub>OUT1</sub> = 3.3 13 = High, No load 14 = Low, V <sub>L1</sub> = 0V 15 = High, V <sub>IN1</sub> = 6.0	V, I <sub>OUT1</sub> = 0A to 4.5.			0.06		% %/V %/A
$\begin{array}{c c} \frac{\Delta V_{\text{OUT}}/V_{\text{OUT}}}{\Delta V_{\text{IN}}} & \text{Line Regulation} \\ \hline \frac{\Delta V_{\text{OUT}}/V_{\text{OUT}}}{\Delta I_{\text{OUT}}} & \text{Load Regulation} \\ \hline I_{\text{Q1}} & \text{Quiescent Current} \\ \hline I_{\text{SHDN1}} & \text{Shutdown Current} \\ \hline V_{\text{OCP1}} & \text{Over-Current Offset Volt} \\ \hline I_{\text{LX1}} & \text{LX Pin Leakage Current} \\ \hline D_{\text{MAX}} & \text{Maximum Duty Cycle} \\ \hline T_{\text{ON(MIN)}} & \text{Minimum On-Time} \\ \hline \end{array}$	$\begin{array}{c} V_{IN:} \\ V_{IN:} \\ \end{array}$ $\begin{array}{c} V_{EN} \\ V_{EN} \\ \end{array}$ $\begin{array}{c} V_{EN} \\ V_{IN:} \\ \end{array}$	$I_{11} = 6V \text{ to } 24V, V_{OUT1}$ $I_{11} = 12V, V_{OUT1} = 3.3$ $I_{N1} = \text{High, No load}$ $I_{N1} = \text{Low, V}_{L1} = 0V$ $I_{N1} = \text{High, V}_{IN1} = 6.0$	V, I <sub>OUT1</sub> = 0A to 4.5.		-2.5	0.18	2.5	%/V %/A
$ \begin{array}{c c} \Delta V_{IN} & \text{Eller Regulation} \\ \hline \Delta V_{OUT/} V_{OUT} \\ \Delta I_{OUT} & \text{Load Regulation} \\ \hline I_{Q1} & \text{Quiescent Current} \\ \hline I_{SHDN1} & \text{Shutdown Current} \\ \hline V_{OCP1} & \text{Over-Current Offset Volit} \\ \hline I_{LX1} & \text{LX Pin Leakage Current} \\ \hline D_{MAX} & \text{Maximum Duty Cycle} \\ \hline T_{ON(MIN)} & \text{Minimum On-Time} \\ \hline \end{array} $	$\begin{array}{c} V_{IN:} \\ V_{EN} \\ V_{EN} \\ V_{EN} \\ V_{IN:} \end{array}$	$V_{M1} = 12V$ , $V_{OUT1} = 3.3$ $V_{M1} = High$ , No load $V_{M1} = Low$ , $V_{L1} = 0V$ $V_{M1} = High$ , $V_{IN1} = 6.0$	V, I <sub>OUT1</sub> = 0A to 4.5.			0.18		%/A
$ \begin{array}{c c} \hline \Delta I_{OUT} \\ \hline I_{Q1} \\ \hline U_{OCP1} \\ \hline U_{LX1} \\ \hline U_{DMAX} \\ \hline \end{array}                                 $	$\begin{array}{c} V_{EN} \\ V_{EN} \\ V_{EN} \\ \end{array}$ tage $\begin{array}{c} V_{EN} \\ V_{IN:} \\ \end{array}$	$v_{N1}$ = High, No load $v_{N1}$ = Low, $V_{L1}$ = 0V $v_{N1}$ = High, $V_{IN1}$ = 6.0	, 00.1	Α				· '
$\begin{array}{ccc} I_{\rm Q1} & {\rm Quiescent~Current} \\ I_{\rm ShDN1} & {\rm Shutdown~Current} \\ V_{\rm OCP1} & {\rm Over-Current~Offset~Volt} \\ I_{\rm LX1} & {\rm LX~Pin~Leakage~Current} \\ D_{\rm MAX} & {\rm Maximum~Duty~Cycle} \\ T_{\rm ON(MIN)} & {\rm Minimum~On-Time} \end{array}$	tage $V_{EN}$	$V_{N1} = Low, V_{L1} = 0V$ $V_{N1} = High, V_{IN1} = 6.0$	V to 24.0V, T <sub>A</sub> = 25			0.6		mA
$\begin{array}{ccc} I_{\text{SHDN1}} & \text{Shutdown Current} \\ V_{\text{OCP1}} & \text{Over-Current Offset Volt} \\ I_{\text{LX1}} & \text{LX Pin Leakage Current} \\ D_{\text{MAX}} & \text{Maximum Duty Cycle} \\ T_{\text{ON(MIN)}} & \text{Minimum On-Time} \end{array}$	tage $V_{EN}$	$V_{N1} = Low, V_{L1} = 0V$ $V_{N1} = High, V_{IN1} = 6.0$	V to 24.0V, T <sub>A</sub> = 25					
$\begin{array}{ccc} V_{\text{OCP1}} & \text{Over-Current Offset Volt} \\ I_{\text{LX1}} & \text{LX Pin Leakage Current} \\ D_{\text{MAX}} & \text{Maximum Duty Cycle} \\ T_{\text{ON(MIN)}} & \text{Minimum On-Time} \end{array}$	tage $V_{EN}$	$v_{11} = High, V_{IN1} = 6.0$	V to 24.0V, $T_A = 25$		1		35.0	μA
$ \begin{array}{ccc} I_{\text{LX1}} & \text{LX Pin Leakage Current} \\ D_{\text{MAX}} & \text{Maximum Duty Cycle} \\ T_{\text{ON(MIN)}} & \text{Minimum On-Time} \end{array} $	V <sub>IN</sub>			°C	80	100	120	mV
D <sub>MAX</sub> Maximum Duty Cycle T <sub>ON(MIN)</sub> Minimum On-Time		. 2112			-1.0		1.0	μA
T <sub>ON(MIN)</sub> Minimum On-Time	1/					85		%
	V <sub>IN</sub>	$V_{IN1} = 6.0 \text{ to } 24.0 \text{V}$			100		ns	
R <sub>DSON(H)</sub> High Side On-Resistance		$V_{L1} = 4.5V$				35		mΩ
F <sub>OSC1</sub> Oscillator Frequency					350	490	650	kHz
F <sub>FOLDBACK1</sub> Short Circuit Foldback F	requency Cui	rrent Limit Triggered	<u> </u>			100		kHz
T <sub>S1</sub> Start-Up Time		om Enable Channel 1		ion		2.5		ms
Channel 2: 600mA Linear Low Dr								
V <sub>IN2</sub> Input Voltage					2.7		5.5	V
V <sub>DO2</sub> Dropout Voltage	980	98% x $V_{OUT2(NOM)}$ , $I_{OUT2} = 600 \text{mA}$			1000	1300	mV	
I <sub>Q2</sub> Quiescent (Ground) Cur		No load			70	125	μA	
I <sub>SHDN2</sub> Shutdown Current		$V_{FN2} = GND$			1	1.0	μA	
3.000	I <sub>OUT</sub>	$I_{OUT2} = 1$ mA to 600mA, $V_{IN2} = 2.7$ V to 5.5V, $T_A = 25$ °C		-2.0		+2.0	%	
V <sub>OUT2(TOL)</sub> Output Voltage Tolerance		$I_{OUT2} = 1$ mA to 600mA, $V_{IN2} = 2.7$ V to 5.5V, $T_A = -40$ °C to 85°C		-3.5		+3.5	%	
e <sub>N</sub> Output Noise		BW = 300Hz to 50kHz			250		$\mu V_{RMS}$	
Sin Suspension				1kHz		67		P • KINS
PSRR Power Supply Rejection	Ratio Iour	I <sub>OUT2</sub> = 10mA 10kH				47		dB
1 Skik Tower Supply Rejection	1001			1MHz		45		- 35
I <sub>LIMIT2</sub> Current Limit				111112	700	800		mA
T <sub>S2</sub> Enable Start-Up Delay	Fro	om Enable Channel 2	2 to Outnut Regulat	ion	7.00	15		μs
Over-Temperature, EN Logic	110	on Liable Chamile 2	L to Output Negulat	1011	1	1.5		μο
Over-Temperature Shute	down					135		°C
T <sub>SD1,2</sub> Over-Temperature Shute Hysteresis	down					15		°C
V <sub>EN1,EN2(L)</sub> Enable Threshold Low							0.6	V
$V_{EN1,EN2(E)}$ Enable Threshold High					2.5		0.0	V
$V_{EN2(H)}$ Enable Threshold High					1.4			V
I <sub>EN1,EN2</sub> Input Low Current					-1.0		1.0	μA


<sup>1.</sup> The AAT2687 is guaranteed to meet performance specifications over the -40°C to +85°C operating temperature range and is assured by design, characterization and correlation with statistical process controls.




## PMIC Solution for 24V Systems with 2 High Performance Step-Down Converters

## Typical Characteristics—Channel 1


#### Step-Down Converter Efficiency vs. Load Current




# Step-Down Converter Load Regulation vs. Load Current




# Step-Down Converter Line Regulation vs. Load Current




No Load Step-Down Converter Input Current vs. Input Voltage



# Step-Down Converter Switching Frequency vs. Input Voltage



# Step-Down Converter Output Voltage vs. Temperature






## PMIC Solution for 24V Systems with 2 High Performance Step-Down Converters


## Typical Characteristics—Channel 1

#### **Step-Down Converter Load Transient** $(V_{OUT1} = 3.3V; V_{IN1} = 12V; C_{OUT1} = 66\mu F; L = 4.7\mu H)$




Time (100µs/div)

#### **Step-Down Converter Load Transient** $(V_{OUT1} = 3.3V; V_{IN1} = 12V; C_{OUT1} = 66\mu F; L = 4.7\mu H)$




Time (100µs/div)

#### **Step-Down Converter Load Transient** $(V_{OUT1} = 3.3V; V_{IN1} = 12V; C_{OUT1} = 66\mu F; L = 4.7\mu H)$




Time (100µs/div)

#### **Step-Down Converter Line Transient** $(V_{OUT1} = 3.3V; C_{OUT1} = 66\mu F; L = 4.7\mu H)$




Time (100µs/div)

#### **Step-Down Converter Output Voltage Ripple** $(V_{OUT1} = 3.3V; V_{IN1} = 12V; C_{OUT1} = 66\mu F; L = 4.7\mu H; I_{OUT1} = 4.5A)$



Time (1µs/div)

#### **Step-Down Converter Output Voltage Ripple** $(V_{OUT1} = 3.3V; V_{IN1} = 12V; C_{OUT1} = 66\mu F; L = 4.7\mu H; I_{OUT1} = 1mA)$



Time (2µs/div)

Output Voltage (top) (V)


2.9 2.8




## PMIC Solution for 24V Systems with 2 High Performance Step-Down Converters

## Typical Characteristics—Channel 2


LDO Input Current vs. Input Voltage




#### **LDO Dropout Voltage vs. Temperature**




#### **LDO Dropout Voltage vs. Output Current**




#### LDO $V_{IH}$ and $V_{IL}$ vs. Input Voltage



## **LDO Output Voltage Error vs. Temperature**



## LDO Dropout Characteristic






## PMIC Solution for 24V Systems with 2 High Performance Step-Down Converters


## Typical Characteristics—Channel 2

#### **LDO Turn-Off Response Time** $(V_{IN2} = 3.3V; V_{EN2} = 3.3V; V_{OUT2} = 1.8V; I_{OUT2} = 600mA)$



Time (5µs/div)


**LDO Turn-On Time from Enable**  $(V_{IN2} = 3.3V; V_{EN2} = 3.3V; V_{OUT2} = 1.8V; I_{OUT2} = 600mA)$ 



Time (5µs/div)

#### **LDO Line Transient Response**


 $(V_{IN2} = 3V \text{ to } 4V; V_{OUT2} = 1.8V; I_{OUT2} = 600\text{mA}; C_{OUT2} = 2.2\mu\text{F})$ 



Time (200µs/div)


**LDO Load Transient Response** 

 $(I_{OUT2} = 0.3 \text{ to } 0.6\text{A}; V_{IN2} = 3.3\text{V}; V_{OUT2} = 1.8\text{V}; C_{OUT2} = 2.2\mu\text{F})$ 




Time (40µs/div)

#### **LDO Output Voltage Noise** (I<sub>OUT2</sub> = 10mA; Power BW: 300~50KHz)



Frequency (Hz)

#### LDO Power Supply Rejection Ratio, PSRR $(I_{OUT2} = 10 \text{mA}; BW: 100 \text{KHz} to 300 \text{KHz})$




Frequency (Hz)



## PMIC Solution for 24V Systems with 2 High Performance Step-Down Converters

#### **Functional Block Diagram**



## **Functional Description**

The AAT2687 provides two independently regulated DC outputs, consisting of a high voltage step-down regulator and a low input voltage linear low dropout (LDO) regulator. The PMIC is optimized for low cost 12V adapter inputs, making the device an ideal system-on-a-chip power solution for consumer communications equipment.

Channel 1 is a step-down regulator with an input voltage range 6.0 to 24V, providing up to 4.5A output current. The 490kHz fixed switching frequency allows small L/C filtering components.

Channel 1 utilizes voltage mode control configured for optimum performance across the entire output voltage and load range. The controller includes integrated overcurrent, soft-start and over-temperature protection. Overcurrent is sensed through the output inductor DC winding

resistance (DCR). An external resistor network adjusts the current limit according to the DCR of the desired inductor and the desired output current limit. Frequency reduction limits over-current stresses during short-circuit events. The operating frequency returns to the nominal setting when over-current conditions are removed.

Channel 2 is a linear low-dropout (LDO) regulator providing up to 600mA output current at a factory set output voltage. The device provides extremely low output noise, low quiescent current and excellent transient response.

The controller includes integrated over-current, soft-start and over-temperature protection. Independent input and enable pins provide maximum design flexibility. The AAT2687 is available in the Pb-free, 4x5mm 24-pin TQFN package. The rated operating temperature range is -40°C to 85°C.

9



SystemPower™

## PMIC Solution for 24V Systems with 2 High Performance Step-Down Converters

## **Applications Information**

Output 1 is a high voltage DC/DC step-down converter providing an output voltage from 1.5V to 85% of the minimum input voltage ( $85\% \cdot V_{IN}$ ). The integrated high-side n-channel MOSFET device provides up to 4.5A output current. Input voltage range is 6.0V to 24.0V. The step-down converter utilizes constant frequency (PWM-mode) voltage mode control to achieve high operating efficiency while maintaining extremely low output noise across the operating range. High 490kHz (nominal) switching frequency allows small external filtering components; achieving minimum cost and solution size. External compensation allows the designer to optimize the transient response while achieving stability across the operating range.

Output 2 is a low voltage, low dropout (LDO) linear regulator providing 1.8V with up to 600mA output current. The input voltage range is 2.7V to 5.5V. The LDO provides very low noise output which can be derived directly from the Output 1 channel.

#### **Channel 1 Output Voltage and Current**

Output 1 is set using an external resistor divider as shown in Table 1. Minimum output voltage is 1.5V and maximum output voltage is 5.5V. Typical maximum duty cycle is 85%.

V <sub>out</sub> (V)	$R_4 = 1.96k\Omega$ $R_3$ ( $k\Omega$ )
1.5	2.94
1.8	3.92
1.85	4.02
2.0	4.53
2.5	6.19
3.0	7.87
3.3	8.87
5.0	14.3

Table 1: Feedback Resistor Values.

Alternatively, the feedback resistor may be calculated using the following equation:

$$R_3 = \frac{(V_{OUT} - 0.6) \cdot R_4}{0.6}$$

R<sub>3</sub> is rounded to the nearest 1% resistor value.

# **Channel 1 Regulator Output Capacitor Selection**

Three 22 $\mu$ F ceramic output capacitors are required to filter the inductor current ripple and supply the load transient current for  $I_{\text{OUT}}=4.5A$ . The 1206 package with 10V minimum voltage rating is recommended for the output capacitors to maintain a minimum capacitance drop with DC bias.

#### Channel 1 Output Inductor Selection

The step-down converter utilizes constant frequency (PWM-mode) voltage mode control. A 4.7µH inductor value is selected to maintain the desired output current ripple and minimize the converter's response time to load transients. The peak switch current should not exceed the inductor saturation current, the MOSFET or the external Schottky rectifier peak current ratings.

#### **Channel 1 Rectifier Selection**

When the high-side switch is on, the input voltage will be applied to the cathode of the Shottky diode. The rectifier's rated reverse breakdown voltage must be chosen at least equal to the maximum input voltage of the stepdown regulator.

When the high-side switch is off, the current will flow from the power ground to the output through the Schottky diode and the inductor. The power dissipation of the Schottky diode during the time-off can be determined by the following equation:

$$P_{D} = I_{OUT} \cdot V_{D} \cdot \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$

Where  $V_D$  is the voltage drop across the Schottky diode.

#### **Channel 1 Input Capacitor Selection**

For low cost applications, a  $220\mu F/25V$  electrolytic capacitor is selected to control the voltage overshoot across the high side MOSFET. A small ceramic capacitor with voltage rating at least 1.05 times greater than the maximum input voltage is connected as close as possible to the input pin (Pin 14) for high frequency decoupling.



## PMIC Solution for 24V Systems with 2 High Performance Step-Down Converters

# Channel 1 Feedback and Compensation Networks




Figure 1: AAT2687 Feedback and Compensation Networks for Type III Voltage-Mode Control Loop.

The transfer function of the Error Amplifier is dominated by the DC Gain and the L  $C_{\text{OUT}}$  output filter of the regulator. This output filter and its equivalent series resistor (ESR) create a double pole at  $F_{\text{LC}}$  and a zero at  $F_{\text{ESR}}$  in the following equations:

**Eq. 1:** 
$$F_{LC} = \frac{1}{2 \cdot \pi \cdot \sqrt{L \cdot C_{OUT}}}$$

Eq. 2: 
$$F_{ESR} = \frac{1}{2 \cdot \pi \cdot ESR \cdot C_{OLIT}}$$

The feedback and compensation networks provide a closed loop transfer function with the highest 0dB crossing frequency and adequate phase margin for system stability. Equation 3, 4, 5 and 6 relate the compensation network's poles and zeros to the components R1, R3, R5, C5, C6, and C10:

Eq. 3: 
$$F_{Z1} = \frac{1}{2 \cdot \pi \cdot R_1 \cdot C_5}$$
  
Eq. 4:  $F_{Z1} = \frac{1}{2 \cdot \pi \cdot (R_3 + R_5) \cdot C_{10}}$   
Eq. 5:  $F_{P1} = \frac{1}{2 \cdot \pi \cdot R_1 \cdot \left(\frac{C_5 \cdot C_6}{C_5 + C_6}\right)}$   
Eq. 6:  $F_{P2} = \frac{1}{2 \cdot \pi \cdot R_5 \cdot C_{10}}$ 

Components of the feedback, feed forward, compensation, and current limit networks need to be adjusted to maintain the systems stability for different input and output voltages applications as shown in Table 1.

#### **Channel 1 Thermal Protection**

The AAT2687 has an internal thermal protection circuit which will turn on when the device die temperature exceeds 135°C. The internal thermal protection circuit will actively turn off the high side regulator output device to prevent the possibility of over temperature damage. The Buck regulator output will remain in a shutdown state until the internal die temperature falls back below the 135°C trip point. The combination and interaction between the short circuit and thermal protection systems allows the Buck regulator to withstand indefinite short-circuit conditions without sustaining permanent damage.

Network	Components	$V_{OUT} = 3.3V$ $V_{IN} = 6V-24V$	$V_{OUT} = 5.0V$ $V_{IN} = 6V-24V$
Feedback	R4	1.96kΩ	1.96kΩ
reeuback	R3	8.87kΩ	8.87kΩ
Feed-forward	C10	2.2nF	2.2nF
reed-forward	R5	453Ω	453Ω
	C5	2.2nF	2.2nF
Compensation	C6	150pF	150pF
	R1	3.92kΩ	3.92kΩ
	C4	220nF	220nF
	R2	2kΩ	2kΩ
Current Limit	R6	Open	Open
	R7	2kΩ	2kΩ
	R8	165kΩ	165kΩ

Table 1: AAT2687 Feedback, Compensation, and Current Limit Components For  $V_{\text{OUT}} = 3.3V$  and  $V_{\text{OUT}} = 5.0V$ .



## PMIC Solution for 24V Systems with 2 High Performance Step-Down Converters

#### **Over-Current Protection**

The output 1 controller provides true-load DC output current sensing which protects the load and limits component stresses. The output current is sensed through the DC resistance in the output inductor (DCR). The controller reduces the operating frequency when an over-current condition is detected; limiting stresses and preventing inductor saturation. This allows the smallest possible inductor for a given output load. A small resistor divider may be necessary to adjust the over-current threshold and compensate for variation in inductor DCR.

The preset current limit threshold is triggered when the differential voltage from RS1 to OS1 exceeds 100mV (nominal).




Figure 2: Optional Resistor Network to Adjust the Current Limit Less than the Pre-Set Over-Current Threshold (Add R7 and R8).




Figure 3: Optional Resistor Network to Adjust the Current Limit Greater than the Pre-Set Over-Current Level (Add R6 and R7).

#### **Channel 2 Input Capacitor**

Typically, a  $1\mu F$  or larger capacitor is recommended for  $C_{\rm IN}$  in most applications. A  $C_{\rm IN}$  capacitor is not required for basic LDO regulator operation. However, if the AAT2687 is physically located more than three centimeters from an input power source, a  $C_{\rm IN}$  capacitor will be needed for stable operation.

 $C_{\text{IN}}$  should be located as close to the device  $V_{\text{IN}}$  pin as possible.  $C_{\text{IN}}$  values greater than  $1\mu\text{F}$  will offer superior input line transient response and will assist in maximizing the highest possible power supply ripple rejection. Ceramic, tantalum, or aluminum electrolytic capacitors may be selected for  $C_{\text{IN}}$ . There is no specific capacitor ESR requirement for  $C_{\text{IN}}$ . However, for 150mA LDO regulator output operation, ceramic capacitors are recommended for  $C_{\text{IN}}$  due to their inherent capability over tantalum capacitors to withstand input current surges from low impedance sources, such as batteries in portable devices.

#### **Channel 2 Output Capacitor**

For proper load voltage regulation and operational stability, a capacitor is required between pins  $V_{\text{OUT}}$  and GND. The  $C_{\text{OUT}}$  capacitor connection to the LDO regulator ground pin should be connected as close as possible for maximum device performance. The AAT2687 LDO has been specifically designed to function with very low ESR ceramic capacitors. For best performance, ceramic capacitors are recommended.

Typical output capacitor values for maximum output current conditions range from  $1\mu F$  to  $10\mu F$ . Applications utilizing the exceptionally low output noise and optimum power supply ripple rejection characteristics of the channel 2 should use  $2.2\mu F$  or greater for  $C_{\text{OUT}}.$  If desired,  $C_{\text{OUT}}$  may be increased without limit. In low output current applications where output load is less than 10mA, the minimum value for  $C_{\text{OUT}}$  can be as low as  $0.47\mu F.$ 

#### **Channel 2 Enable Function**

The AAT2687 features an LDO regulator enable/disable function. This pin (EN) is active high and is compatible with CMOS logic. To assure the LDO regulator will switch on, the EN turn-on control level must be greater than 1.5V. The LDO regulator will go into the disable shutdown mode when the voltage on the EN pin falls below 0.6V. If the enable function is not needed in a specific application, it may be tied to  $V_{\rm IN}$  to keep the LDO regulator in a continuously on state. When the LDO regulator is in shut-



## PMIC Solution for 24V Systems with 2 High Performance Step-Down Converters

down mode, an internal  $1.5k\Omega$  resistor is connected between  $V_{\text{OUT}}$  and GND. This is intended to discharge  $C_{\text{OUT}}$  when the LDO regulator is disabled. The internal  $1.5k\Omega$  has no adverse effect on device turn-on time.

#### **Channel 2 Short-Circuit Protection**

The AAT2687 LDO contains an internal short-circuit protection circuit that will trigger when the output load current exceeds the internal threshold limit. Under short-circuit conditions, the output of the LDO regulator will be current limited until the short-circuit condition is removed from the output or LDO regulator package power dissipation exceeds the device thermal limit.

#### **Channel 2 Thermal Protection**

The AAT2687 LDO has an internal thermal protection circuit which will turn on when the device die temperature exceeds 150°C. The internal thermal protection circuit will actively turn off the LDO regulator output pass device to prevent the possibility of over temperature damage. The LDO regulator output will remain in a shutdown state until the internal die temperature falls back below the 150°C trip point. The combination and interaction between the short circuit and thermal protection systems allows the LDO regulator to withstand indefinite short-circuit conditions without sustaining permanent damage.

#### Channel 2 No-Load Stability

The AAT2687 is designed to maintain output voltage regulation and stability under operational no load conditions. This is an important characteristic for applications where the output current may drop to zero.

# Channel 2 Reverse Output-to-Input Voltage Conditions and Protection

Under normal operating conditions, a parasitic diode exists between the output and input of the LDO regulator. The input voltage should always remain greater than the output load voltage, maintaining a reverse bias on the internal parasitic diode. Conditions where  $V_{\text{OUT}}$  might exceed  $V_{\text{IN}}$  should be avoided since this would forward bias the internal parasitic diode and allow excessive current flow into the  $V_{\text{OUT}}$  pin, possibly damaging the LDO regulator. In applications where there is a possibility of  $V_{\text{OUT}}$  exceeding  $V_{\text{IN}}$  for brief amounts of time during normal operation, the use of a larger value  $C_{\text{IN}}$  capacitor is

highly recommended. A larger value of  $C_{\text{IN}}$  with respect to  $C_{\text{OUT}}$  will effect a slower  $C_{\text{IN}}$  decay rate during shutdown, thus preventing  $V_{\text{OUT}}$  from exceeding  $V_{\text{IN}}$ . In applications where there is a greater danger of  $V_{\text{OUT}}$  exceeding  $V_{\text{IN}}$  for extended periods of time, it is recommended to place a Schottky diode across  $V_{\text{IN}}$  to  $V_{\text{OUT}}$  (connecting the cathode to  $V_{\text{IN}}$  and anode to  $V_{\text{OUT}}$ ). The Schottky diode forward voltage should be less than 0.45V.

#### **Thermal Calculations**

There are three types of losses associated with the AAT2687 step-down converter: switching losses, conduction losses, and quiescent current losses. Conduction losses are associated with the  $R_{\rm DS(ON)}$  characteristics of the power output switching devices. Switching losses are dominated by the gate charge of the power output switching devices. At full load, assuming continuous conduction mode (CCM), a simplified form of the synchronous step-down converter and LDO losses is given by:

$$\begin{split} P_{\text{TOTAL}} \ \, &= \frac{I_{\text{OUT1}}^2 \cdot (R_{\text{DS(ON)H}} \cdot V_{\text{OUT1}} + R_{\text{DS(ON)L}} \cdot [V_{\text{IN1}} - V_{\text{OUT1}}])}{V_{\text{IN1}}} \\ &\quad + (t_{\text{SW}} \cdot F_{\text{S}} \cdot I_{\text{OUT1}} + I_{\text{Q1}}) \cdot V_{\text{IN1}} + (V_{\text{IN2}} - V_{\text{OUT2}}) \cdot I_{\text{OUT2}} \end{split}$$

 $I_{\text{Q1}}$  and  $I_{\text{Q2}}$  are the step-down converter and LDO quiescent currents respectively. The term  $t_{\text{SW}}$  is used to estimate the full load step-down converter switching losses.

For asynchronous Step-Down converter, the power dissipation is only in the internal high side MOSFET during the on time. When the switch is off, the power dissipates on the external Schottky diode. The total package losses for the AAT2687 reduce to the following equation:

$$P_{TOTAL} = I_{OUT_1}^2 \cdot R_{DS(ON)H} \cdot D + (t_{SW} \cdot F_S \cdot I_{OUT_1} + I_Q) \cdot V_{IN} + (V_{IN2} - V_{OUT_2}) \cdot I_{OUT_2}$$

Where: D = 
$$\frac{V_{\text{OUT}}}{V_{\text{IN}}}$$
 is the duty cycle.

Since  $R_{DS(ON)}$ , quiescent current, and switching losses all vary with input voltage, the total losses should be investigated over the complete input voltage range.

Given the total losses, the maximum junction temperature can be derived from the  $\theta_{JA}$  for the TQFN45-24 package, which is 33°C/W.

$$T_{J(MAX)} = P_{TOTAL} \cdot \theta_{JA} + T_{AMB}$$



## PMIC Solution for 24V Systems with 2 High Performance Step-Down Converters

#### **Layout Considerations**

The suggested PCB layout for the AAT2687 is shown in Figures 5, 6, 7, and 8. The following guidelines should be used to help ensure a proper layout.

- 1. The power input capacitors (C1 and C15) should be connected as close as possible to high voltage input pin (IN1) and power ground.
- 2. C1, L1, D2, C7, C8, and C9 should be place as close as possible to minimize any parasitic inductance in the switched current path which generates a large voltage spike during the switching interval. The connection of inductor to switching node should be as short as possible.
- 3. The feedback trace or FB1 pin should be separated from any power trace and connected as close as possible to the load point. Sensing along a high-current load trace will degrade DC load regulation.
- 4. The resistance of the trace from the load returns to PGND should be kept to a minimum. This will help to minimize any error in DC regulation due to differences in the potential of the internal signal ground and the power ground.

- 5. Connect unused signal pins to ground or input to avoid unwanted noise coupling.
- 6. The critical small signal components include feed-back components, and compensation components should be placed close to the FB1 and COMP1 pins. The feedback resistors should be located as close as possible to the FB1 pin with its ground tied straight to the signal ground plane which is separated from power ground plane.
- 7. C4 should be connected close to the RS1 and OS1 pins, while R2 should be connected directly to the output pin of the inductor. For the best current limit performance, C4 and R2 should be placed at the bottom layer to avoid noise coupling from the inductor.
- 8. R7 should be connected directly to the output pin of inductor L1 to sense precisely its DCR.
- For good thermal coupling, a 4-layer PCB layout is recommended and PCB vias are required from the exposed pad (EP) for the TQFN45-24 paddle to the middle plans and bottom plane. The EP is internally connected to IN.

## PMIC Solution for 24V Systems with 2 High Performance Step-Down Converters




Figure 4: AAT2687IFK Evaluation Board Schematic For  $V_{IN} = 6V - 24V$  and  $V_{OUT} = 3.3V$ .



## PMIC Solution for 24V Systems with 2 High Performance Step-Down Converters




Figure 5: AAT26871FK Evaluation Board Top Layer.




Figure 7: AAT26871FK Evaluation Board MID2 Layer.




Figure 6: AAT2687IFK Evaluation Board MID1 Layer.




Figure 8: AAT26871FK Evaluation Board Bottom Layer.

## PMIC Solution for 24V Systems with 2 High Performance Step-Down Converters

### **AAT2687 Design Example**

#### **Specifications**

 $V_{O1}$  = 3.3V @ 4.5A, Pulsed Load  $\Delta I_{LOAD}$  = 4.5A

 $V_{02} = 1.8V @ 600mA$ 

 $V_{IN1} = 12V$ 

 $F_s = 490kHz$ 

 $T_{AMB} = 85$ °C in TQFN45-24 Package

#### **Channel 1 Output Inductor**

For Sumida inductor RCH108NP-4R7M,  $4.7\mu H$ , DCR =  $11.7m\Omega$  max.

$$\Delta I = \frac{V_{OUT1}}{L_1 \cdot F_S} \cdot \left(1 - \frac{V_{OUT1}}{V_{IN1}}\right) = \frac{3.3V}{4.7 \mu H \cdot 490 kHz} \cdot \left(1 - \frac{3.3V}{12V}\right) = 1A$$

$$I_{PK1} = I_{OUT1} + \frac{\Delta I}{2} = 4.5A + 1A = 5.5A$$

$$P_{1.1} = I_{OUT1}^2 \cdot DCR = 5.5A^2 \cdot 11.7m\Omega = 354mW$$

#### **Channel 1 Output Capacitor**

$$V_{DROOP} = 0.4V$$

$$C_{\text{OUT}} = \frac{3 \cdot \Delta I_{\text{LOAD}}}{V_{\text{DROOP}} \cdot F_{\text{S}}} = \frac{3 \cdot 4.5 \text{A}}{0.4 \text{V} \cdot 490 \text{kHz}} = 69 \mu \text{F}; \text{ use } 3x22 \mu \text{F}$$

$$I_{\text{RMS(MAX)}} = \frac{1}{2 \cdot \sqrt{3}} \cdot \frac{V_{\text{OUT1}} \cdot (V_{\text{IN(MAX)}} - V_{\text{OUT1}})}{L \cdot F_{\text{S}} \cdot V_{\text{IN1(MAX)}}} = \frac{1}{2 \cdot \sqrt{3}} \cdot \frac{3.3 \text{V} \cdot (24 \text{V} - 3.3 \text{V})}{4.7 \mu \text{H} \cdot 490 \text{kHz} \cdot 24 \text{V}} = 357 \text{mA}_{\text{RMS}}$$

$$P_{RMS} = ESR \cdot I_{RMS}^2 = 5m\Omega \cdot (357mA)^2 = 0.6W$$

## **Channel 1 Input Capacitor**

Input Ripple  $V_{PP} = 33mV$ 

$$C_{IN1} = \frac{1}{\left(\frac{V_{PP}}{I_{OUT1}} - ESR\right) \cdot 4 \cdot F_{S}} = \frac{1}{\left(\frac{5.5mV}{4.5A} - 5m\Omega\right) \cdot 4 \cdot 490kHz} = 219\mu F$$

For low cost applications, a  $220\mu F/25V$  electrolytic capacitor in parallel with a  $1\mu F/25V$  ceramic capacitor is used to reduce ESR.

$$I_{RMS} = \frac{I_{OUT1}}{2} = 2.25A$$

$$P = ESR \cdot (I_{RMS})^2 = 5m\Omega \cdot (2.25A)^2 = 25.3mW$$



## PMIC Solution for 24V Systems with 2 High Performance Step-Down Converters

#### **Channel 1 Current Limit**

Voltage sense  $V_{\text{S}}=100\text{mV}$  Total trace parasitic resister and inductor DCR is  $10\text{m}\Omega$   $I_{\text{LIMIT}}=5\text{A}.$ 

$$I_{PRESET} = \frac{V_S}{DCR} = \frac{100mV}{10m\Omega} = 10A > I_{LIMIT}$$

$$R_8 = \frac{V_{\text{OUT}} \cdot R_2}{V_{\text{S}} - I_{\text{LIMIT}} \cdot DCR} = \frac{3.3 \text{V} \cdot 2 \text{k}\Omega}{0.1 \text{V} - 6\text{A} \cdot 10 \text{m}\Omega} = 165 \text{k}\Omega$$

$$R_7 = \frac{R_2 \cdot R_8}{R_8 - R_2} = \frac{2k\Omega \cdot 165k\Omega}{165k\Omega - 2k\Omega} = 2k\Omega$$

#### **AAT2687 Losses**

All values assume 25°C ambient temperature and thermal resistor of 50°C/W in the TQFN45-24 package.

$$P_{\text{TOTAL}} = I_{\text{OUT1}}^{2} \cdot R_{\text{DS(ON)H}} \cdot D + (t_{\text{SW}} \cdot F_{\text{S}} \cdot I_{\text{OUT1}} + I_{\text{Q}}) \cdot V_{\text{IN1}} + (V_{\text{IN2}} - V_{\text{OUT2}}) \cdot I_{\text{OUT2}}$$

$$P_{\text{TOTAL}} = \frac{4.5 \text{A}^2 \cdot 70 \text{m}\Omega \cdot 3.3 \text{V}}{12 \text{V}} + (5 \text{ns} \cdot 490 \text{kHz} \cdot 4.5 \text{A} + 70 \mu \text{A}) \cdot 12 \text{V} + (3.3 - 1.8) \cdot 600 \text{mA}$$

$$P_{TOTAL} = 1.42W$$

$$T_{J(MAX)} = T_{AMB} + \Theta_{JA} \cdot P_{LOSS} = 85^{\circ}C + (33^{\circ}C/W) \cdot 1.42W = 131^{\circ}C$$



## PMIC Solution for 24V Systems with 2 High Performance Step-Down Converters

## **Ordering Information**

	Voltage				
Package	Channel 1	Channel 2	Marking <sup>1</sup>	Part Number (Tape and Reel) <sup>2</sup>	
TQFN45-24	Adj (0.6)	1.8	3PXYY	AAT2687IFK-AI-T1	



All AnalogicTech products are offered in Pb-free packaging. The term "Pb-free" means semiconductor products that are in compliance with current RoHS standards, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. For more information, please visit our website at http://www.analogictech.com/about/quality.aspx.

Legend				
Voltage	Code			
Adjustable (0.6)	А			
1.8	I			

<sup>1.</sup> XYY = assembly and date code.


<sup>2.</sup> Sample stock is generally held on part numbers listed in BOLD.



## PMIC Solution for 24V Systems with 2 High Performance Step-Down Converters

### Package Information<sup>1</sup>

#### TQFN45-24



All dimensions in millimeters.

## Advanced Analogic Technologies, Inc.

3230 Scott Boulevard, Santa Clara, CA 95054 Phone (408) 737-4600 Fax (408) 737-4611



© Advanced Analogic Technologies, Inc.

(a) Advanced Analogic Technologies, Inc.

Analogic Tech cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in an AnalogicTech product. No circuit patent licenses, copyrights, mask work rights, or other intellectual property rights are implied. AnalogicTech reserves the right to make changes to their products or specifications or to discontinue any product or service without notice. Except as provided in AnalogicTech's terms and conditions of sale, AnalogicTech assumes no liability whatsoever, and AnalogicTech disclaims any express or implied warranty relating to the sale and/or use of AnalogicTech products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. Testing and other quality control techniques are utilized to the extent AnalogicTech deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed. AnalogicTech and the AnalogicTech logo are trademarks of Advanced Analogic Technologies Incorporated. All other hazards are appeared in this development are recitatived factorizations to the dependence of the interpretation bedden. brand and product names appearing in this document are registered trademarks or trademarks of their respective holders

<sup>1.</sup> The leadless package family, which includes QFN, TQFN, DFN, TDFN and STDFN, has exposed copper (unplated) at the end of the lead terminals due to the manufacturing process. A solder fillet at the exposed copper edge cannot be guaranteed and is not required to ensure a proper bottom solder connection.