
# ULN-2083A AND ULS-2083H TRANSISTOR ARRAYS (Five Independent NPN Transistors)

DESIGNED for use in general purpose, medium current (to 100 mA) switching and differential amplifier applications, the ULN-2083A and ULS-2083H transistor arrays each consist of five NPN transistors on a single monolithic chip. Two transistors are matched at low currents (1 mA) making them ideal for use in balanced mixer circuits, pushpull amplifiers, and other circuit functions requiring close thermal and offset matching.

A separate substrate connection permits maximum circuit design flexibility. In order to maintain isolation between transistors and provide normal transistor action, the substrate must be connected to a voltage which is more negative than any collector voltage. The substrate terminal (pin 5) should therefore be maintained at either d-c ground or suitably bypassed to a-c ground to avoid undesired coupling between transistors.

Two package configurations are available. The Type ULN-2083A is supplied in a 16-lead dual inline plastic package for operation over the temperature range of  $-20^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ . This package is sim-



ilar to JEDEC style MO-001AC. The Type ULS-2083H is electrically identical to the ULN-2083A but is supplied in a hermetic dual in-line package for operation over the temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C. This package conforms to the dimensional requirements of Military Specification MIL-M-38510 and can meet all of the applicable environmental requirements of Military Standard MIL-STD-883.

## ABSOLUTE MAXIMUM RATINGS at + 25°C Free-Air Temperature

Power Dissipation, $P_{\rm D}$ (any one transistor)	. 500 mW
(total package)	
Operating Temperature Range, T <sub>A</sub> (ULN-2083A)	to +85°C
(ULS-2083H)	+125°C
Storage Temperature Range, Ts	+150°C


<sup>\*</sup>Derate at the rate of 6.67 mW/°C above 25°C.

#### ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}C$ Free-Air Temperature


				Limits		
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Collector-Base Breakdown Voltage	BV <sub>CBO</sub>	$I_c = 100 \mu\text{A}$	20	60		٧
Collector-Emitter Breakdown Voltage	BV <sub>CEO</sub>	$I_c = 1 \text{ mA}$	15	24		٧
Collector-Substrate Breakdown Voltage	BV <sub>cio</sub>	$I_c = 100 \mu\text{A}$	20	60		٧
Emitter-Base Breakdown Voltage	BV <sub>EBO</sub>	$I_E = 500 \mu\text{A}$	5.0	6.9	_	٧
Collector Cutoff Current	l <sub>CEO</sub>	V <sub>CE</sub> = 10 V	_		10	μΑ
	I <sub>CBO</sub>	$V_{CB} = 10 \text{ V}$	_		1.0	μΑ
Base Emitter Voltage	V <sub>BE</sub>	$V_{CE} = 3 \text{ V, } I_{C} = 10 \text{ mA}$	650	740	850	m۷
Collector-Emitter Saturation Voltage	V <sub>CE(SAT)</sub>	$I_c = 50 \text{ mA}, I_B = 5 \text{ mA}$	-	400	700	m۷
D-C Forward Current Transfer Ratio	h <sub>FE</sub>	$V_{CE} = 3 \text{ V, } I_{C} = 10 \text{ mA}$	40	76		
		$V_{ce} = 3 \text{ V, I}_{c} = 50 \text{ mA}$	40	75		
Differential Input Offset Voltage*	V <sub>IO</sub>	$V_{ce} = 3 \text{ V, I}_{c} = 1 \text{ mA}$		1.2	5.0	m۷
Differential Input Offset Current	I <sub>10</sub>	$V_{ce} = 3 \text{ V, } I_{c} = 1 \text{ mA}$	WHATA. [	) at@Sh	eet4IJ.c	omuA

<sup>\*</sup>Applies only to transistors Q<sub>1</sub> and Q<sub>2</sub> when connected as a differential pair.


### D-C FORWARD CURRENT TRANSFER RATIO AS A FUNCTION OF COLLECTOR CURRENT




### BASE-EMITTER SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR CURRENT




#### DIFFERENTIAL INPUT OFFSET VOLTAGE AS A FUNCTION OF COLLECTOR CURRENT




### COLLECTOR-EMITTER SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR CURRENT



#### BASE-EMITTER VOLTAGE AS A FUNCTION OF COLLECTOR CURRENT



#### DIFFERENTIAL INPUT OFFSET CURRENT AS A FUNCTION OF COLLECTOR CURRENT



Dwg. No. A-10,240