16 M LVTTL Interface SDRAM 100 MHz/83 MHz 1-Mword × 8-bit × 2-bank/2-Mword × 4-bit × 2-bank

# **HITACHI**

ADE-203-304E (Z) Rev. 5.0 November 1, 1997

# **Description**

All inputs and outputs are referred to the rising edge of the clock input. The HM5216805 Series, HM5216405 Series are offered in 2 banks for improved performance.

#### **Features**

- 3.3V Power supply
- Clock frequency: 100 MHz/83 MHz (max)
- LVTTL interface
- Single pulsed RAS
- 2 Banks can operates simultaneously and independently
- Burst read/write operation and burst read/single write operation capability
- Programmable burst length: 1/2/4/8/full page
- 2 variations of burst sequence
  - Sequential (BL = 1/2/4/8/full page)
  - Interleave (BL = 1/2/4/8)
- Programmable CAS latency: 1/2/3
- Refresh cycles: 4096 refresh cycles/64 ms
- 2 variations of refresh
  - Auto refresh
  - Self refresh (L-version)

# <u>HM5216805 Series</u>, <u>HM5216405 Series</u>

# **Ordering Information**

Type No.	Frequency	Package
HM5216805TT-10H HM5216805TT-12	100 MHz 83 MHz	400-mil 44-pin plastic TSOP II (TTP-44DE)
HM5216805LTT-10H	100 MHz	
HM5216405TT-10H HM5216405TT-12	100 MHz 83 MHz	
HM5216405LTT-10H	100 MHz	


# Pin Arrangement (HM5216805 Series)

HM5216805TT/LTT Series							
V <sub>CC</sub> [	10	44 V <sub>SS</sub>					
I/O0 [	2	43 1/07					
V <sub>SS</sub> Q [	3	42 V <sub>SS</sub> Q					
I/O1 [	4	41 1/06					
V <sub>CC</sub> Q [	5	40 V <sub>CC</sub> Q					
I/O2 [	6	39 1/05					
V <sub>SS</sub> Q [	7	38 V <sub>SS</sub> Q					
I/O3 [	8	37 1/04					
V <sub>CC</sub> Q [	9	36 V <sub>CC</sub> Q					
NC [	10	35 NC					
NC [	11	34 NC					
WE	12	33 DQM					
CAS	13	32 CLK					
RAS	14	31 CKE					
CS	15	30 NC					
A11	16	29 A9					
A10	17	28 A8					
A0 [	18	27 A7					
A1 [	19	26 A6					
A2 [	20	25 A5					
А3	21	24 A4					
Vcc [	22	23 V <sub>SS</sub>					
	(Top viev	N)					

# Pin Description (HM5216805 Series)

Pin name	Function
A0 to A11	Address input
	Row address A0 to A10
	Column address A0 to A8
	Bank select address A11
I/O0 to I/O7	Data-input/output
CS	Chip select
RAS	Row address strobe command
CAS	Column address strobe command
WE	Write enable command
DQM	Input/output mask
CLK	Clock input
CKE	Clock enable
V <sub>cc</sub>	Power for internal circuit
V <sub>SS</sub>	Ground for internal circuit
$\overline{V_{cc}Q}$	Power for I/O pin
$\overline{V_{SS}Q}$	Ground for I/O pin
NC	No connection


# Pin Arrangement (HM5216405 Series)




# Pin Description (HM5216405 Series)

Pin name	Function
A0 to A11	Address input
	Row address A0 to A10
	Column address A0 to A9
	Bank select address A11
I/O0 to I/O3	Data-input/output
CS	Chip select
RAS	Row address strobe command
CAS	Column address strobe command
WE	Write enable command
DQM	Input/output mask
CLK	Clock input
CKE	Clock enable
V <sub>cc</sub>	Power for internal circuit
V <sub>ss</sub>	Ground for internal circuit
V <sub>cc</sub> Q	Power for I/O pin
V <sub>ss</sub> Q	Ground for I/O pin
NC	No connection

# **Block Diagram** (HM5216805 Series)



# **Block Diagram** (HM5216405 Series)



#### **Pin Functions**

**CLK** (**input pin**): CLK is the master clock input to this pin. The other input signals are referred at CLK rising edge.

 $\overline{\text{CS}}$  (input pin): When  $\overline{\text{CS}}$  is Low, the command input cycle becomes valid. When  $\overline{\text{CS}}$  is High, all inputs are ignored. However, internal operations (bank active, burst operations, etc.) are held.

 $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{WE}$  (input pins): Although these pin names are the same as those of conventional DRAMs, they function in a different way. These pins define operation commands (read, write, etc.) depending on the combination of their voltage levels. For details, refer to the command operation section.

**A0 to A10 (input pins):** Row address (AX0 to AX10) is determined by A0 to A10 level at the bank active command cycle CLK rising edge. Column address (AY0 to AY8; HM5216805 Series, AY0 to AY9; HM5216405 Series) is determined by A0 to A8 or A9 (A8; HM5216805 Series, A9; HM5216405 Series) level at the read or write command cycle CLK rising edge. And this column address becomes burst access start address. A10 defines the precharge mode. When A10 = High at the precharge command cycle, both banks are precharged. But when A10 = Low at the precharge command cycle, only the bank that is selected by A11(BS) is precharged.

**A11** (input pin): A11 is a bank select signal (BS). The memory array of the HM5216805 Series, the HM5216405 Series is divided into bank 0 and bank 1. HM5216805 Series contain 2048 row  $\times$  512 column  $\times$  8 bits. HM5216405 Series contain 2048 row  $\times$  1024 column  $\times$  4 bits. If A11 is Low, bank 0 is selected, and if A11 is High, bank 1 is selected.

**CKE** (**input pin**): This pin determines whether or not the next CLK is valid. If CKE is High, the next CLK rising edge is valid. If CKE is Low, the next CLK rising edge is invalid. This pin is used for power-down and clock suspend modes.

**DOM** (input pins): DOM controls input/output buffers.

Read operation: If DQM is High, the output buffer becomes High-Z. If the DQM is Low, the output buffer becomes Low-Z.

Write operation: If DQM is High, the previous data is held (the new data is not written). If DQM is Low, the data is written.

**I/O0 to I/O7 (I/O pins):** Data is input to and output from these pins. These pins are the same as those of a conventional DRAM.

 $V_{CC}$  and  $V_{CC}Q$  (power supply pins): 3.3 V is applied. ( $V_{CC}$  is for the internal circuit and  $V_{CC}Q$  is for the output buffer.)

 $V_{ss}$  and  $V_{ss}Q$  (power supply pins): Ground is connected. ( $V_{ss}$  is for the internal circuit and  $V_{ss}Q$  is for the output buffer.)

### **Command Operation**

#### **Command Truth Table**

The synchronous DRAM recognizes the following commands specified by the  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$  and address pins.

		CKE								
Function	Symbol	n – 1	n	cs	RAS	CAS	WE	A11	A10	A0 to A9
Ignore command	DESL	Н	×	Н	×	×	×	×	×	×
No operation	NOP	Н	×	L	Н	Н	Н	×	×	×
Burst stop in full page	BST	Н	×	L	Н	Н	L	×	×	×
Column address and read command	READ	Н	×	L	Н	L	Н	V	L	V
Read with auto-precharge	READ A	Н	×	L	Н	L	Н	V	Н	V
Column address and write command	WRIT	Н	×	L	Н	L	L	V	L	V
Write with auto-precharge	WRIT A	Н	×	L	Н	L	L	V	Н	V
Row address strobe and bank act.	ACTV	Н	×	L	L	Н	Н	V	V	V
Precharge select bank	PRE	Н	×	L	L	Н	L	V	L	×
Precharge all bank	PALL	Н	×	L	L	Н	L	×	Н	×
Refresh	REF/SELF	Н	V	L	L	L	Н	×	×	×
Mode register set	MRS	Н	×	L	L	L	L	V	V	V

Note: H: V<sub>IH</sub>. L: V<sub>II</sub>. ×: V<sub>IH</sub> or V<sub>II</sub>. V: Valid address input

**Ignore command [DESL]:** When this command is set  $(\overline{CS})$  is High), the synchronous DRAM ignore command input at the clock. However, the internal status is held.

**No operation [NOP]:** This command is not an execution command. However, the internal operations continue.

**Burst stop in full-page [BST]:** This command stops a full-page burst operation (burst length = full-page (512; HM5216805 Series, 1024; HM5216405 Series)), and is illegal otherwise. Full page burst continues until this command is input. When data input/output is completed for a full-page of data, it automatically returns to the start address, and input/output is performed repeatedly.

**Column address strobe and read command [READ]:** This command starts a read operation. In addition, the start address of burst read is determined by the column address (AY0 to AY8; HM5216805 Series, AY0 to AY9; HM5216405 Series) and the bank select address (BS). After the read operation, the output buffer becomes High-Z.

**Read with auto-precharge [READ A]:** This command automatically performs a precharge operation after a burst read with a burst length of 1, 2, 4, or 8. When the burst length is full-page, this command is illegal.

**Column address strobe and write command [WRIT]:** This command starts a write operation. When the burst write mode is selected, the column address (AY0 to AY8; HM5216805 Series, AY0 to AY9; HM5216405 Series) and the bank select address (A11) become the burst write start address. When the single write mode is selected, data is only written to the location specified by the column address (AY0 to AY8; HM5216805 Series, AY0 to AY9; HM5216405 Series) and the bank select address (A11).

Write with auto-precharge [WRIT A]: This command automatically performs a precharge operation after a burst write with a length of 1, 2, 4, or 8, or after a single write operation. When the burst length is full-page, this command is illegal.

**Row address strobe and bank activate [ACTV]:** This command activates the bank that is selected by A11 (BS) and determines the row address (AX0 to AX10). When A11 is Low, bank 0 is activated. When A11 is High, bank 1 is activated.

**Precharge selected bank [PRE]:** This command starts precharge operation for the bank selected by A11. If A11 is Low, bank 0 is selected. If A11 is High, bank 1 is selected.

Precharge all banks [PALL]: This command starts a precharge operation for all banks.

**Refresh** [**REF/SELF**]: This command starts the refresh operation. There are two types of refresh operation, the one is auto-refresh, and the other is self-refresh. For details, refer to the CKE truth table section.

**Mode register set [MRS]:** Synchronous DRAM has a mode register that defines how it operates. The mode register is specified by the address pins (A0 to A11) at the mode register set cycle. For details, refer to the mode register configuration. After power on, the contents of the mode register are undefined, execute the mode register set command to set up the mode register.

#### **DQM Truth Table**

		CKE			
Function	Symbol	n – 1	n	DQM	
Write enable/output enable	ENB	Н	×	L	
Write inhibit/output disable	MASK	Н	×	Н	

Note: H:  $V_{IH}$ . L:  $V_{IL}$ .  $\times$ :  $V_{IH}$  or  $V_{IL}$ .

The HM5216805 Series, HM5216405 Series can mask input/output data by means of DQM. During reading, the output buffer is set to Low-Z by setting DQM to Low, enabling data output. On the other hand, when DQM is set to High, the output buffer becomes High-Z, disabling data output.

During writing, data is written by setting DQM to Low. When DQM is set to High, the previous data is held (the new data is not written). Desired data can be masked during burst read or burst write by setting DQM. For details, refer to the DQM control section of the HM5216805 Series, HM5216405 Series operating instructions.

**CKE Truth Table** 

			CKE						
Current state	n – 1	n	CS	RAS	CAS	WE	Address		
Active	Clock suspend mod	de entry	Н	L	Н	×	×	×	×
Any	Clock suspend		L	L	×	×	×	×	×
Clock suspend	Clock suspend mod	de exit	L	Н	×	×	×	×	×
Idle	Auto-refresh comm	and REF	Н	Н	L	L	L	Н	×
Idle	Self-refresh entry	SELF	Н	L	L	L	L	Н	×
Idle	Power down entry		Н	L	L	Н	Н	Н	×
			Н	L	Н	×	×	×	×
Self refresh	Self refresh exit	SELFX	L	Н	L	Н	Н	Н	×
			L	Н	Н	×	×	×	×
Power down	Power down exit		L	Н	L	Н	Н	Н	×
			L	Н	Н	×	×	×	×

Note: H:  $V_{IH}$ . L:  $V_{IL}$ .  $\times$ :  $V_{IH}$  or  $V_{IL}$ .

**Clock suspend mode entry:** The synchronous DRAM enters clock suspend mode from active mode by setting CKE to Low. The clock suspend mode changes depending on the current status (1 clock before) as shown below.

**ACTIVE clock suspend:** This suspend mode ignores inputs after the next clock by internally maintaining the bank active status.

**READ suspend and READ A suspend:** The data being output is held (and continues to be output).

**WRITE suspend and WRIT A suspend:** In this mode, external signals are not accepted. However, the internal state is held.

Clock suspend: During clock suspend mode, keep the CKE to Low.

**Clock suspend mode exit:** The synchronous DRAM exits from clock suspend mode by setting CKE to High during the clock suspend state.

**IDLE:** In this state, all banks are not selected, and completed precharge operation.

Auto-refresh command [REF]: When this command is input from the IDLE state, the synchronous DRAM starts auto-refresh operation. (The auto-refresh is the same as the CBR refresh of conventional DRAMs.) During the auto-refresh operation, refresh address and bank select address are generated inside the synchronous DRAM. For every auto-refresh cycle, the internal address counter is updated. Accordingly, 4096 times are required to refresh the entire memory. Before executing the auto-refresh command, all the banks must be in the IDLE state. In addition, since the precharge for all banks is automatically performed after auto-refresh, no precharge command is required after auto-refresh.

**Self-refresh entry [SELF]:** When this command is input during the IDLE state, the synchronous DRAM starts self-refresh operation. After the execution of this command, self-refresh continues while CKE is Low. Since self-refresh is performed internally and automatically, external refresh operations are unnecessary.

**Power down mode entry:** When this command is executed during the IDLE state, the synchronous DRAM enters power down mode. In power down mode, power consumption is suppressed by cutting off the initial input circuit.

**Self-refresh exit:** When this command is executed during self-refresh mode, the synchronous DRAM can exit from self-refresh mode. After exiting from self-refresh mode, the synchronous DRAM enters the IDLE state.

**Power down exit:** When this command is executed at the power down mode, the synchronous DRAM can exit from power down mode. After exiting from power down mode, the synchronous DRAM enters the IDLE state.

#### **Function Truth Table**

The following table shows the operations that are performed when each command is issued in each mode of the synchronous DRAM.

Current state	CS	RAS	CAS	WE	Address	Command	Operation
Precharge	Н	×	×	×	X	DESL	Enter IDLE after t <sub>RP</sub>
	L	Н	Н	Н	×	NOP	Enter IDLE after t <sub>RP</sub>
	L	Н	Н	L	×	BST	NOP
	L	Н	L	Н	BA, CA, A10	READ/READ A	ILLEGAL
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL
	L	L	Н	Н	BA, RA	ACTV	ILLEGAL
	L	L	Н	L	BA, A10	PRE, PALL	NOP
	L	L	L	Н	×	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL
Idle	Н	×	×	×	×	DESL	NOP
	L	Н	Н	Н	×	NOP	NOP
	L	Н	Н	L	×	BST	NOP
	L	Н	L	Н	BA, CA, A10	READ/READ A	ILLEGAL
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL
	L	L	Н	Н	BA, RA	ACTV	Bank and row active
	L	L	Н	L	BA, A10	PRE, PALL	NOP
	L	L	L	Н	×	REF, SELF	Refresh
	L	L	L	L	MODE	MRS	Mode register set
Row active	Н	×	×	×	×	DESL	NOP
	L	Н	Н	Н	×	NOP	NOP
	L	Н	Н	L	×	BST	NOP
	L	Н	L	Н	BA, CA, A10	READ/READ A	Begin read
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	Begin write
	L	L	Н	Н	BA, RA	ACTV	Other bank active ILLEGAL on same bank*3
	L	L	Н	L	BA, A10	PRE, PALL	Precharge
	L	L	L	Н	×	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL

Current state	CS	RAS	CAS	$\overline{\text{WE}}$	Address	Command	Operation
Read	Н	×	×	×	×	DESL	Continue burst to end
	L	Н	Н	Н	×	NOP	Continue burst to end
	L	Н	Н	L	×	BST	Burst stop on full page
	L	Н	L	Н	BA, CA, A10	READ/READ A	Continue burst read to CAS latency and New read
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	Term burst read/start write
	L	L	Н	Н	BA, RA	ACTV	Other bank active ILLEGAL on same bank*3
	L	L	Н	L	BA, A10	PRE, PALL	Term burst read and Precharge
	L	L	L	Н	×	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL
Read with auto- precharge	Н	×	×	×	×	DESL	Continue burst to end and precharge
	L	Н	Н	Н	×	NOP	Continue burst to end and precharge
	L	Н	Н	L	×	BST	ILLEGAL
	L	Н	L	Н	BA, CA, A10	READ/READ A	ILLEGAL
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL
	L	L	Н	Н	BA, RA	ACTV	Other bank active ILLEGAL on same bank <sup>3</sup>
	L	L	Н	L	BA, A10	PRE, PALL	ILLEGAL
	L	L	L	Н	×	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL
Write	Н	×	×	×	×	DESL	Continue burst to end
	L	Н	Н	Н	×	NOP	Continue burst to end
	L	Н	Н	L	×	BST	Burst stop on full page
	L	Н	L	Н	BA, CA, A10	READ/READ A	Term burst and New read
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	Term burst and New write
	L	L	Н	Н	BA, RA	ACTV	Other bank active ILLEGAL on same bank*3
	L	L	Н	L	BA, A10	PRE, PALL	Term burst write and Precharge*2
	L	L	L	Н	×	REF, SELF	ILLEGAL

Current state	CS	RAS	CAS	$\overline{\text{WE}}$	Address	Command	Operation
Write with auto- precharge	Н	×	×	×	×	DESL	Continue burst to end and precharge
	L	Н	Н	Н	×	NOP	Continue burst to end and precharge
	L	Н	Н	L	×	BST	ILLEGAL
	L	Н	L	Н	BA, CA, A10	READ/READ A	ILLEGAL
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL
	L	L	Н	Н	BA, RA	ACTV	Other bank active ILLEGAL on same bank '3
	L	L	Н	L	BA, A10	PRE, PALL	ILLEGAL
	L	L	L	Н	×	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL
Refresh (auto- refresh)	Н	×	×	×	×	DESL	Enter IDLE after t <sub>RC</sub>
	L	Н	Н	Н	×	NOP	Enter IDLE after t <sub>RC</sub>
	L	Н	Н	L	×	BST	Enter IDLE after t <sub>RC</sub>
	L	Н	L	Н	BA, CA, A10	READ/READ A	ILLEGAL
	L	Н	L	L	BA, CA, A10	WRIT/WRIT A	ILLEGAL
	L	L	Н	Н	BA, RA	ACTV	ILLEGAL
	L	L	Н	L	BA, A10	PRE, PALL	ILLEGAL
	L	L	L	Н	×	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL

Notes: 1. H:  $V_{IH}$ . L:  $V_{IL}$ .  $\times$ :  $V_{IH}$  or  $V_{IL}$ .

The other combinations are inhibit.

- 2. An interval of  $t_{\tiny DPL}$  is required between the final valid data input and the precharge command.
- 3. If  $t_{\text{RRD}}$  is not satisfied, this operation is illegal.

#### From [PRECHARGE]

**To [DESL], [NOP] or [BST]:** When these commands are executed, the synchronous DRAM enters the IDLE state after  $t_{RP}$  has elapsed from the completion of precharge.

#### From [IDLE]

To [DESL], [NOP], [BST], [PRE] or [PALL]: These commands result in no operation.

To [ACTV]: The bank specified by the address pins and the ROW address is activated.

To [REF], [SELF]: The synchronous DRAM enters refresh mode (auto-refresh or self-refresh).

**To [MRS]:** The synchronous DRAM enters the mode register set cycle.

#### From [ROW ACTIVE]

To [DESL], [NOP] or [BST]: These commands result in no operation.

**To [READ], [READ A]:** A read operation starts. (However, an interval of  $t_{RCD}$  is required.)

To [WRIT], [WRIT A]: A write operation starts. (However, an interval of t<sub>RCD</sub> is required.)

**To** [ACTV]: This command makes the other bank active. (However, an interval of  $t_{RRD}$  is required.) Attempting to make the currently active bank active results in an illegal command.

**To [PRE], [PALL]:** These commands set the synchronous DRAM to precharge mode. (However, an interval of  $t_{RAS}$  is required.)

#### From [READ]

To [DESL], [NOP]: These commands continue read operations until the burst operation is completed.

To [BST]: This command stops a full-page burst.

**To** [**READ**], [**READ** A]: Data output by the previous read command continues to be output. After  $\overline{CAS}$  latency, the data output resulting from the next command will start.

To [WRIT], [WRIT A]: These commands stop a burst read, and start a write cycle.

**To [ACTV]:** This command makes other banks bank active. (However, an interval of  $t_{RRD}$  is required.) Attempting to make the currently active bank active results in an illegal command.

**To [PRE], [PALL]:** These commands stop a burst read, and the synchronous DRAM enters precharge mode.

#### From [READ with AUTO-PRECHARGE]

**To [DESL], [NOP]:** These commands continue read operations until the burst operation is completed, and the synchronous DRAM then enters precharge mode.

**To [ACTV]:** This command makes other banks bank active. (However, an interval of  $t_{RRD}$  is required.) Attempting to make the currently active bank active results in an illegal command.

#### From [WRITE]

To [DESL], [NOP]: These commands continue write operations until the burst operation is completed.

**To [BST]:** This command stops a full-page burst.

To [READ], [READ A]: These commands stop a burst and start a read cycle.

To [WRIT], [WRIT A]: These commands stop a burst and start the next write cycle.

**To [ACTV]:** This command makes the other bank active. (However, an interval of  $t_{RRD}$  is required.) Attempting to make the currently active bank active results in an illegal command.

**To [PRE], [PALL]:** These commands stop burst write and the synchronous DRAM then enters precharge mode.

#### From [WRITE with AUTO-PRECHARGE]


**To [DESL], [NOP]:** These commands continue write operations until the burst is completed, and the synchronous DRAM enters precharge mode.

**To** [ACTV]: This command makes the other bank active. (However, an interval of  $t_{RC}$  is required.) Attempting to make the currently active bank active results in an illegal command.

#### From [REFRESH]

**To [DESL], [NOP]:** After an auto-refresh cycle (after  $t_{RC}$ ), the synchronous DRAM automatically enters the IDLE state.

# **Simplified State Diagram**



### **Mode Register Configuration**

The mode register is set by the input to the address pins (A0 to A11) during mode register set cycles. The mode register consists of five sections, each of which is assigned to address pins.

**A11, A10, A9, A8 (OPCODE):** The synchronous DRAM has two types of write modes. One is the burst write mode, and the other is the single write mode. These bits specify write mode.

**Burst read and BURST WRITE:** Burst write is performed for the specified burst length starting from the column address specified in the write cycle.


**Burst read and SINGLE WRITE:** Data is only written to the column address specified during the write cycle, regardless of the burst length.

**A7:** Keep this bit Low at the mode register set cycle.

**A6, A5, A4 (LMODE):** These pins specify the  $\overline{CAS}$  latency.

A3 (BT): A burst type is specified. When full-page burst is performed, only "sequential" can be selected.

A2, A1, A0 (BL): These pins specify the burst length.



# **Burst Sequence**

Burst length = 2

Starting Ad.	Addressing(decimal)					
A0	Sequence	Interleave				
0	0, 1,	0, 1,				
1	1, 0,	1, 0,				
1	1, 0,	1, 0,				

Burst length = 4

Startii	ng Ad.	Addressing(decimal)
A1	A0	Sequence Interleave
0	0	0, 1, 2, 3, 0, 1, 2, 3,
0	1	1, 2, 3, 0, 1, 0, 3, 2,
1	0	2, 3, 0, 1, 2, 3, 0, 1,
1	1	3. 0. 1. 2. 3. 2. 1. 0.

Burst length = 8

Starting Ad.			Addressing(decimal)		
A2	A1	A0	Sequence	Interleave	
0	0	0	0, 1, 2, 3, 4, 5, 6, 7,	0, 1, 2, 3, 4, 5, 6, 7,	
0	0	1	1, 2, 3, 4, 5, 6, 7, 0,	1, 0, 3, 2, 5, 4, 7, 6,	
0	1	0	2, 3, 4, 5, 6, 7, 0, 1,	2, 3, 0, 1, 6, 7, 4, 5,	
0	1	1	3, 4, 5, 6, 7, 0, 1, 2,	3, 2, 1, 0, 7, 6, 5, 4,	
1	0	0	4, 5, 6, 7, 0, 1, 2, 3,	4, 5, 6, 7, 0, 1, 2, 3,	
1	0	1	5, 6, 7, 0, 1, 2, 3, 4,	5, 4, 7, 6, 1, 0, 3, 2,	
1	1	0	6, 7, 0, 1, 2, 3, 4, 5,	6, 7, 4, 5, 2, 3, 0, 1,	
1	1	1	7, 0, 1, 2, 3, 4, 5, 6,	7, 6, 5, 4, 3, 2, 1, 0,	


#### Operation of HM5216805 Series, HM5216405 Series

#### **Read/Write Operations**


**Bank active:** Before executing a read or write operation, the corresponding bank and the row address must be activated by the bank active (ACTV) command. Either bank 0 or bank 1 is activated according to the status of the A11 pin, and the row address (AX0 to AX10) is activated by the A0 to A10 pins at the bank active command cycle. An interval of  $t_{RCD}$  is required between the bank active command input and the following read/write command input.

Read operation: A read operation starts when a read command is input. Output buffer becomes Low-Z in the (\$\overline{CAS}\$ Latency - 1) cycle after read command set. HM5216805 Series, HM5216405 Series can perform a burst read operation. The burst length can be set to 1, 2, 4, 8 or full-page (512; HM5216805 Series, 1024; HM5216405 Series). The start address for a burst read is specified by the column address (AY0 to AY8; HM5216805 Series, AY0 to AY9; HM5216405 Series) and the bank select address (A11) at the read command set cycle. In a read operation, data output starts after the number of cycles specified by the \$\overline{CAS}\$ Latency. The \$\overline{CAS}\$ Latency can be set to 1, 2 or 3. When the burst length is 1, 2, 4, or 8, the Dout buffer automatically becomes High-Z at the next cycle after the successive burst-length data has been output. When the burst length is full-page (512; HM5216805 Series, 1024; HM5216405 Series), data is repeatedly output until the burst stop command is input. The \$\overline{CAS}\$ latency and burst length must be specified at the mode register.

#### **CAS** Latency




#### **Burst Length**




**Write operation:** Burst write or single write mode is selected by the OPCODE (A11, A10, A9, A8) of the mode register.

**Burst write:** A burst write operation is enabled by setting OPCODE (A9, A8) to (0, 0). A burst write starts in the same cycle as a write command set. (The latency of data input is 0.) The burst length can be set to 1, 2, 4 or 8 and full-page, like burst read operations. The write start address is specified by the column address (AY0 to AY8; HM5216805 Series, AY0 to AY9; HM5216405 Series) and the bank select address (A11) at the write command set cycle.




**Single write:** A single write operation is enabled by setting OPCODE (A9, A8) to (1, 0). In a single write operation, data is only written to the column address (AY0 to AY8; HM5216805 Series, AY0 to AY9; HM5216405 Series) and the bank select address (A11) specified by the write command set cycle without regard to the burst length setting. (The latency of data input is 0).



### **Auto-precharge**


**Read with auto-precharge:** In this operation, since precharge is automatically performed after completing a read operation, a precharge command need not be executed after each read operation. The command executed for the same bank after the execution of this command must be the bank active (ACTV) command. In addition, an interval defined by  $l_{APR}$  is required before execution of the next command.

CAS latency	Precharge start cycle
3	2 cycle before the final data is output
2	1 cycle before the final data is output
1	same cycle as the final data is output




Write with auto-precharge: In this operation, since precharge is automatically performed after completing a burst write or single write operation, a precharge command need not be executed after each write operation. The command executed for the same bank after the execution of this command must be the bank active (ACTV) command. In addition, an interval of  $l_{APW}$  is required between the final valid data input and input of the next command.

#### **Burst Write (Burst Length = 4)**



#### Single Write




### **Full-page Burst Stop**


**Burst stop command during burst read:** The burst stop (BST) command is used to stop data output during a full-page burst. The BST command sets the output buffer to High-Z and stops the full-page burst read. The timing from command input to the last data changes depending on the  $\overline{CAS}$  latency setting. In addition, the BST command is valid only during full-page burst mode, and is invalid with burst lengths 1, 2, 4 and 8.

CAS latency	BST to valid data	BST to high impedance
1	0	1
2	1	2
3	2	3


#### **CAS** Latency = 1, Burst Length = full page



#### $\overline{\text{CAS}}$ Latency = 2, Burst Length = full page




#### $\overline{\text{CAS}}$ Latency = 3, Burst Length = full page



**Burst stop command at burst write:** The burst stop command (BST command) is used to stop data input during a full-page burst write. No data is written in the same cycle as the BST command, and in subsequent cycles. In addition, the BST command is only valid during full-page burst mode, and is invalid with burst lengths of 1, 2, 4 and 8. And an interval of  $t_{DPL}$  is required between the BST command and the next precharge command.

### **Burst Length = full page**




#### **Command Intervals**

#### Read command to Read command interval

Same bank, same ROW address: When another read command is executed at the same ROW address of the same bank as the preceding read command execution, the second read can be performed after an interval of no less than 1 cycle. Even when the first command is a burst read that is not yet finished, the data read by the second command will be valid.


READ to READ Command Interval (same ROW address in same bank)



**Same bank, different ROW address:** When the ROW address changes on same bank, consecutive read commands cannot be executed; it is necessary to separate the two read commands with a precharge command and a bank-active command.

**Different bank:** When the bank changes, the second read can be performed after an interval of no less than 1 cycle, provided that the other bank is in the bank-active state. Even when the first command is a burst read that is not yet finished, the data read by the second command will be valid.


READ to READ Command Interval (different bank)



#### Write command to Write command interval

**Same bank, same ROW address:** When another write command is executed at the same ROW address of the same bank as the preceding write command, the second write can be performed after an interval of no less than 1 cycle. In the case of burst writes, the second write command has priority.


#### WRITE to WRITE Command Interval (same ROW address in same bank)



**Same bank, different ROW address:** When the ROW address changes, consecutive write commands cannot be executed; it is necessary to separate the two write commands with a precharge command and a bank-active command.

**Different bank:** When the bank changes, the second write can be performed after an interval of no less than 1 cycle, provided that the other bank is in the bank-active state. In the case of burst write, the second write command has priority.


#### WRITE to WRITE Command Interval (different bank)




#### Read command to Write command interval

**Same bank, same ROW address:** When the write command is executed at the same ROW address of the same bank as the preceding read command, the write command can be performed after an interval of no less than 1 cycle. However, DQM must be set High so that the output buffer becomes High-Z before data input.

#### **READ to WRITE Command Interval-1**



#### **READ to WRITE Command Interval-2**




**Same bank, different ROW address:** When the ROW address changes, consecutive write commands cannot be executed; it is necessary to separate the two commands with a precharge command and a bank-active command.

**Different bank:** When the bank changes, the write command can be performed after an interval of no less than 1 cycle, provided that the other bank is in the bank-active state. However, DQM must be set High so that the output buffer becomes High-Z before data input.


#### Write command to Read command interval

**Same bank, same ROW address:** When the read command is executed at the same ROW address of the same bank as the preceding write command, the read command can be performed after an interval of no less than 1 cycle. However, in the case of a burst write, data will continue to be written until one cycle before the read command is executed.

#### WRITE to READ Command Interval-1



#### **WRITE to READ Command Interval-2**




**Same bank, different ROW address:** When the ROW address changes, consecutive read commands cannot be executed; it is necessary to separate the two commands with a precharge command and a bank-active command.

**Different bank:** When the bank changes, the read command can be performed after an interval of no less than 1 cycle, provided that the other bank is in the bank-active state. However, in the case of a burst write, data will continue to be written until one cycle before the read command is executed (as in the case of the same bank and the same address).


Read command to Precharge command interval (same bank): When the precharge command is executed for the same bank as the read command that preceded it, the minimum interval between the two commands is one cycle. However, since the output buffer then becomes High-Z after the cycles defined by  $l_{\text{HZP}}$ , there is a possibility that burst read data output will be interrupted, if the precharge command is input during burst read. To read all data by burst read, the cycles defined by  $l_{\text{EP}}$  must be assured as an interval from the final data output to precharge command execution.

#### READ to PRECHARGE Command Interval (same bank): To output all data


#### $\overline{CAS}$ Latency = 1, Burst Length = 4



### $\overline{\text{CAS}}$ Latency = 2, Burst Length = 4




#### $\overline{\text{CAS}}$ Latency = 3, Burst Length = 4




READ to PRECHARGE Command Interval (same bank): To stop output data


 $\overline{\text{CAS}}$  Latency = 1, Burst Length = 1, 2, 4, 8



 $\overline{\text{CAS}}$  Latency = 2, Burst Length = 1, 2, 4, 8




 $\overline{\text{CAS}}$  Latency = 3, Burst Length = 1, 2, 4, 8




Write command to Precharge command interval (same bank): When the precharge command is executed for the same bank as the write command that preceded it, the minimum interval between the two commands is 1 cycle. However, if the burst write operation is unfinished, the input data must be masked by means of DQM for assurance of the cycle defined by  $t_{\rm DPL}$ .

#### WRITE to PRECHARGE Command Interval (same bank)

#### **Burst Length = 4 (To stop write operation)**



#### **Burst Length = 4 (To write all data)**




#### Bank active command interval


Same bank: The interval between the two bank-active commands must be no less than t<sub>RC</sub>.

In the case of different bank-active commands: The interval between the two bank-active commands must be no less than  $t_{RRD}$ .


#### Bank active to bank active for same bank



#### Bank active to bank active for different bank



Mode register set to Bank-active command interval: The interval between setting the mode register and executing a bank-active command must be no less than  $t_{\text{RSA}}$ .




#### **DQM** Control


The DQM mask the lower and upper bytes of the I/O data, respectively. The timing of DQM is different during reading and writing.

**Reading:** When data is read, the output buffer can be controlled by DQM.

By setting DQM to Low, the output buffer becomes Low-Z, enabling data output. By setting DQM to High, the output buffer becomes High-Z, and the corresponding data is not output. However, internal reading operations continue. The latency of DQM during reading is 2.



**Writing:** Input data can be masked by DQM. By setting DQM to Low, data can be written. In addition, when DQM is set to High, the corresponding data is not written, and the previous data is held. The latency of DQM during writing is 0.



#### Refresh

**Auto-refresh:** All the banks must be precharged before executing an auto-refresh command. Since the auto-refresh command updates the internal counter every time it is executed and determines the banks and the ROW addresses to be refreshed, external address specification is not required. The refresh cycle is 4,096 cycles/64 ms. (4,096 cycles are required to refresh all the ROW addresses.) The output buffer becomes High-Z after auto-refresh start. In addition, since a precharge has been completed by an internal operation after the auto-refresh, an additional precharge operation by the precharge command is not required.

**Self-refresh:** After executing a self-refresh command, the self-refresh operation continues while CKE is held Low. During self-refresh operation, all ROW addresses are refreshed by the internal refresh timer. A self-refresh is terminated by a self-refresh exit command. If you use distributed auto-refresh mode with 15.6 µs interval in normal read/write cycle, auto-refresh should be executed within 15.6 µs immediately after exiting from and before entering into self refresh mode. If you use address refresh or burst auto-refresh mode in normal read/write cycle, 4096 cycles of distributed auto-refresh with 15.6 µs interval should be executed within 64 ms immediately after exiting from and before entering into self refresh mode.

#### **Others**

**Power-down mode:** The synchronous DRAM enters power-down mode when CKE goes Low in the IDLE state. In power down mode, power consumption is suppressed by deactivating the input initial circuit. Power down mode continues while CKE is held Low. In addition, by setting CKE to High, the synchronous DRAM exits from the power down mode, and command input is enabled from the next cycle. In this mode, internal refresh is not performed.

**Clock suspend mode:** By driving CKE to Low during a bank-active or read/write operation, the synchronous DRAM enters clock suspend mode. During clock suspend mode, external input signals are ignored and the internal state is maintained. When CKE is driven High, the synchronous DRAM terminates clock suspend mode, and command input is enabled from the next cycle. For details, refer to the "CKE Truth Table".

**Power-up sequence:** During power-up sequence, the DQM and the CKE must be set to High. When 200  $\mu$ s has past after power on, all banks must be precharged using the precharge command. After  $t_{RP}$  delay, set 8 or more auto refresh commands. And set the mode register set command to initialize the mode register.

## **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit	Note
Voltage on any pin relative to V <sub>SS</sub>	$V_{T}$	-1.0 to +4.6	V	1
Supply voltage relative to V <sub>SS</sub>	V <sub>cc</sub>	-1.0 to +4.6	V	1
Short circuit output current	lout	50	mA	
Power dissipation	P <sub>T</sub>	1.0	W	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +125	°C	

Note: 1. Respect to V<sub>ss</sub>

## **Recommended DC Operating Conditions** ( $Ta = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Max	Unit	Notes
Supply voltage	$V_{cc}, V_{cc}Q$	3.0	3.6	V	1
	$\overline{V_{\rm SS}, V_{\rm SS}Q}$	0	0	V	
Input high voltage	V <sub>IH</sub>	2.0	4.6	V	1, 2
Input low voltage	V <sub>IL</sub>	-0.3	0.8	V	1, 3

Notes: 1. All voltage referred to V<sub>ss</sub>

- 2.  $V_{IH}$  (max) = 5.5 V for pulse width  $\leq$  5 ns
- 3.  $V_{\text{IL}}$  (min) = -1.0 V for pulse width  $\leq 5$  ns

**DC Characteristics** (Ta = 0 to 70°C,  $V_{CC}$ ,  $V_{CC}$ ,  $V_{CC}$ Q = 3.3 V  $\pm$  0.3 V,  $V_{SS}$ ,  $V_{SS}$ Q = 0 V)

## HM5216805/HM5216405

			10000/1		100			
		-10H		-12				
Parameter	Symbol	Min	Max	Min	Max	Unit	Test conditions	Notes
Operating current	I <sub>CC1</sub>	_	100	_	85	mA	t <sub>RC</sub> = min Burst length = 1	1, 2, 4
Standby current (Bank Disable)	I <sub>CC2</sub>		3		3	mA	$CKE = V_{IL},$ $t_{CK} = min$	5
		_	2	_	2	mA	$CKE = V_{IL}$ $CLK = V_{IL}$ or $V_{IH}$ Fixed	6
		_	40	_	35	mA	$CKE = V_{IH},$ $NOP command$ $t_{CK} = min$	3
Active standby current (Bank active)	I <sub>CC3</sub>	_	7		7	mA	$CKE = V_{IL},$ $t_{CK} = min,$ I/O = High-Z	1, 2
		_	45	_	40	mA	CKE = $V_{IH}$ , NOP command $t_{CK}$ = min, I/O = High-Z	1, 2, 3
Burst operating current (CAS latency = 1)	I <sub>CC4</sub>	_	65		55	mA	$t_{CK} = min$ BL = 4	1, 2, 4
$(\overline{CAS}   \text{latency} = 2)$	I <sub>CC4</sub>	_	100	_	85	mA	-	
$(\overline{CAS}   \text{latency} = 3)$	I <sub>CC4</sub>	_	150	_	125	mA	_	
Refresh current	I <sub>CC5</sub>	_	85	_	70	mA	t <sub>RC</sub> = min	
Self refresh current	I <sub>CC6</sub>	_	2		2	mA	$\begin{aligned} &V_{IH} \geq V_{CC} - 0.2 \\ &V_{IL} \leq 0.2 \ V \end{aligned}$	7
Self refresh current (L-version)	I <sub>CC6</sub>	_	250	_	_	μΑ	$\begin{aligned} &V_{IH} \geq V_{CC} - 0.2 \\ &V_{IL} \leq 0.2 \ V \end{aligned}$	7
Input leakage current	I <sub>LI</sub>	-10	10	-10	10	μΑ	$0 \le Vin \le V_{CC}$	
Output leakage current	I <sub>LO</sub>	-10	10	-10	10	μΑ	0 ≤ Vout ≤ V <sub>cc</sub> I/O = disable	
Output high voltage	V <sub>OH</sub>	2.4		2.4	_	V	$I_{OH} = -2 \text{ mA}$	
Output low voltage	$V_{OL}$	_	0.4	_	0.4	V	I <sub>OL</sub> = 2 mA	

Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected.  $I_{CC}$  (max) is specified at the output open condition.

- 2. One bank operation.
- 3. Input signal transition is once per two CLK cycles.
- 4. Input signal transition is once per one CLK cycle.
- 5. After power down mode set, CLK operating current.
- 6. After power down mode set, no CLK operating current.
- 7. After self refresh mode set, self refresh current.

# Capacitance (Ta = 25°C, $V_{CC}$ , $V_{CC}Q = 3.3 \text{ V} \pm 0.3 \text{ V}$ )

Parameter	Symbol	Min	Max	Unit	Notes	
Input capacitance (Address)	C <sub>I1</sub>	2	5	pF	1, 3	
Input capacitance (Signals)	C <sub>I2</sub>	2	5	pF	1, 3	
Output capacitance (I/O)	C <sub>o</sub>	4	7	pF	1, 2, 3	

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

- 2.  $DQM = V_{IH}$  to disable Dout.
- 3. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to 70°C,  $V_{CC}$ ,  $V_{CC}$ ,  $V_{CC}Q$  = 3.3 V  $\pm$  0.3 V,  $V_{SS}$ ,  $V_{SS}Q$  = 0 V)

#### HM5216805/HM5216405

		HIVI32 10003/HIVI32 10403					
		-10H		-12			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
System clock cycle time							
(CAS latency = 1)	t <sub>CK</sub>	30		36		ns 	1
(CAS latency = 2)	t <sub>CK</sub>	15	_	18	_		
(CAS latency = 3)	t <sub>CK</sub>	10		12	_		
CLK high pulse width	t <sub>CKH</sub>	3	_	4	_	ns	1
CLK low pulse width	t <sub>CKL</sub>	3	_	4	_	ns	1
Access time from CLK							
(CAS latency = 1)	t <sub>AC</sub>	_	27	_	32	ns	1, 2
$(\overline{CAS}   \text{latency} = 2)$	t <sub>AC</sub>	_	9.0	_	12		
(CAS latency = 3)	t <sub>AC</sub>	_	7.5		9		
Data-out hold time	$t_{OH}$	3	_	3	_	ns	1, 2
CLK to Data-out low impedance	$t_{LZ}$	0	_	0	_	ns	1, 2, 3
CLK to Data-out high impedance (CAS latency = 1)	$\mathbf{t}_{HZ}$	_	13	_	15	ns	
$(\overline{CAS}   \text{latency} = 2, 3)$	t <sub>HZ</sub>		7	_	9	ns	1, 4
Data-in setup time	t <sub>DS</sub>	2	_	3	_	ns	1
Data in hold time	t <sub>DH</sub>	1		1	_	ns	1
Address setup time	t <sub>AS</sub>	2	_	3	_	ns	1
Address hold time	t <sub>AH</sub>	1	_	1	_	ns	1
CKE setup time	$t_{\text{CES}}$	2	_	3	_	ns	1, 5
CKE setup time for power down exit	t <sub>CESP</sub>	2	_	3	_	ns	1
CKE hold time	t <sub>CEH</sub>	1	_	1	_	ns	1
Command ( $\overline{CS}$ , $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ , DQM) setup time	t <sub>cs</sub>	2	_	3	_	ns	1
$\overline{\text{Command }(\overline{\text{CS}},\overline{\text{RAS}},\overline{\text{CAS}},\overline{\text{WE}},\text{DQM})}$ hold time	t <sub>CH</sub>	1		1	_	ns	1

AC Characteristics (Ta = 0 to 70°C,  $V_{CC}$ ,  $V_{CC}$ ,  $V_{CC}$ Q = 3.3 V  $\pm$  0.3 V,  $V_{SS}$ ,  $V_{SS}$ Q = 0 V) (cont)

#### HM5216805/HM5216405


		-10H		-12			
Parameter	Symbol	Min	Min Max		Max	Unit	Notes
Ref/Active to Ref/Active command period	I t <sub>RC</sub>	90	_	100	_	ns	1
Active to Precharge command period	t <sub>RAS</sub>	60	120000	70	120000	ns	1
Active to precharge on full page mode	t <sub>RASC</sub>	_	120000	_	120000	ns	1
Active command to column command (same bank)	t <sub>RCD</sub>	30		30	_	ns	1
Precharge to active command period	t <sub>RP</sub>	30	_	30	_	ns	1
Write recovery or data-in to precharge lead time	t <sub>DPL</sub>	15	_	15	_	ns	1
Active (a) to Active (b) command period	t <sub>RRD</sub>	20		20	_	ns	1
Transition time (rise to fall)	t <sub>T</sub>	1	5	1	5	ns	
Refresh period	t <sub>REF</sub>	_	64		64	ms	

Notes: 1. AC measurement assumes  $t_T = 1$  ns. Reference level for timing of input signals is 1.40 V.

- 2. Access time is measured at 1.40 V. Load condition is  $C_L = 50$  pF with current source.
- 3.  $t_{\rm LZ}$  (max) defines the time at which the outputs achieves the low impedance state.
- 4.  $t_{\rm HZ}$  (max) defines the time at which the outputs achieves the high impedance state.
- 5.  $t_{\text{CES}}$  defines CKE setup time to CKE rising edge except power down exit command.

#### **Test Conditions**

- Input and output timing reference level: 1.4 V
- Input waveform and output load: See following figures



## **Relationship Between Frequency and Minimum Latency**

	HM5216805/HM5216405						
arameter -10H -12						_	
	100	66	33	83	55	28	
Symbol	10	15	30	12	18	36	Notes
t <sub>RCD</sub>	3	2	1	3	2	1	1
t <sub>RC</sub>	9	6	3	9	6	3	$= [t_{RAS} + t_{RP}]$ 1
t <sub>RAS</sub>	6	4	2	6	4	2	1
t <sub>RP</sub>	3	2	1	3	2	1	1
t <sub>DPL</sub>	2	1	1	2	1	1	1
t <sub>RRD</sub>	2	2	1	2	2	1	1
I <sub>SREX</sub>	2	2	2	2	2	2	2
I <sub>APW</sub>	5	3	2	5	3	2	$= [t_{DPL} + t_{RP}]$
I <sub>SEC</sub>	9	6	3	9	6	3	= [t <sub>RC</sub> ]
I <sub>HZP</sub>	3	3	3	3	3	3	
I <sub>HZP</sub>	_	2	2	_	2	2	
I <sub>HZP</sub>	_	_	1	_	_	1	
I <sub>APR</sub>	1	1	1	1	1	1	
I <sub>EP</sub>	-2	-2	-2	-2	-2	-2	
I <sub>EP</sub>	_	-1	-1	_	-1	-1	
I <sub>EP</sub>	_	_	0	_	_	0	
I <sub>CCD</sub>	1	1	1	1	1	1	
I <sub>WCD</sub>	0	0	0	0	0	0	
I <sub>DID</sub>	0	0	0	0	0	0	
I <sub>DOD</sub>	2	2	2	2	2	2	
I <sub>CLE</sub>	1	1	1	1	1	1	
	t <sub>RC</sub> t <sub>RAS</sub> t <sub>RP</sub> t <sub>DPL</sub> t <sub>RRD</sub> l <sub>SREX</sub> l <sub>APW</sub> l <sub>SEC</sub> l <sub>HZP</sub> l <sub>HZP</sub> l <sub>HZP</sub> l <sub>HZP</sub> l <sub>APR</sub> l <sub>EP</sub> l <sub>EP</sub> l <sub>CCD</sub> l <sub>WCD</sub> l <sub>DID</sub> l <sub>DOD</sub>	The symbol   The	-10H	The image	-10H   -12   -12	Total   Tota	Symbol   100   66   33   83   55   28   28   28   10   15   30   12   18   36   36   36   37   38   38   38   38   38   38   38

## Relationship Between Frequency and Minimum Latency (cont)


		HM5	21680	)5/HM	52164	05		
Parameter		-10H	-10H				_	
Frequency (MHz) $t_{ck}$ (ns)	Symbol	100 10	66 15	33 30	83 12	55 18	28 36	Notes
Register set to active command	t <sub>RSA</sub>	1	1	1	1	1	1	
CS to command disable	I <sub>CDD</sub>	0	0	0	0	0	0	
Power down exit to command input	I <sub>PEC</sub>	1	1	1	1	1	1	
Burst stop to output valid data hold (CAS latency = 3)	I <sub>BSR</sub>	2	2	2	2	2	2	
( <del>CAS</del> latency = 2)	I <sub>BSR</sub>	_	1	1	_	1	1	
( <del>CAS</del> latency = 1)	I <sub>BSR</sub>	_	_	0	_	_	0	
Burst stop to output high impedance (CAS latency = 3)	I <sub>BSH</sub>	3	3	3	3	3	3	
$(\overline{CAS}   \text{latency} = 2)$	I <sub>BSH</sub>	_	2	2	_	2	2	
$(\overline{CAS}   \text{latency} = 1)$	I <sub>BSH</sub>	_	_	1	_	_	1	
Burst stop to write data ignore	I <sub>BSW</sub>	0	0	0	0	0	0	
	·							

Notes: 1.  $t_{\text{RCD}}$  to  $t_{\text{RRD}}$  are recommended value.


<sup>2.</sup> When self refresh exit is executed, CKE should be kept "H" longer than  $I_{\text{SREX}}$  from exit cycle.

## **Timing Waveforms**


### **Read Cycle**




## Write Cycle




#### **Mode Register Set Cycle**




#### Read Cycle/Write Cycle




#### Read/Single Write Cycle




#### Read/Burst Write Cycle




#### Full Page Read/Write Cycle




#### **Auto Refresh Cycle**




#### Self Refresh Cycle




#### **Clock Suspend Mode**



#### **Power Down Mode**




#### **Power Up Sequence**



## **Package Dimensions**

#### HM5216805TT/HM5216405TT Series (TTP-44DE)



When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- 3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

# HITACHI

#### Hitachi, Ltd.

Semiconductor & IC Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

#### For further information write to:

Hitachi America, Ltd. Semiconductor & IC Div. 2000 Sierra Point Parkway Brisbane, CA. 94005-1835 U S A

Tel: 415-589-8300 Fax: 415-583-4207 Hitachi Europe GmbH Continental Europe Dornacher Straße 3 D-85622 Feldkirchen München

Tel: 089-9 91 80-0 Fax: 089-9 29 30-00 Hitachi Europe Ltd.
Electronic Components Div.
Northern Europe Headquarters
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA
United Kingdom
Tel: 01628-585000

Fax: 01628-585160

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd. Unit 706, North Tower, World Finance Centre, Harbour City, Canton Road Tsim Sha Tsui, Kowloon Hong Kong Tel: 27359218

Tel: 27359218 Fax: 27306071

Copyright © Hitachi, Ltd., 1997. All rights reserved. Printed in Japan.

## **Revision Record**

Rev.	Date	Contents of Modification	Drawn by	Approved by
0.0	Nov. 4, 1994	Initial issue	S. Ishikawa	T. Kizaki
0.1	Feb. 22, 1995	Addition of Full-page Burst Stop Command Truth Table Addition of BST: H/X/L/H/H/L/X/X/X Addition of description for burst stop in full page Function Truth Table Addition of BST: L/H/H/L/X Change of Simplified State Diagram and Mode Register Configuration DC Characteristics I <sub>CC2</sub> max: 40/35/30 mA to 30/25/20 mA I <sub>CC3</sub> max: 40/35/30 mA to 35/30/25 mA AC Characteristics t <sub>RWL</sub> min: 20/24/30 ns to 15/18/22.5 ns Relationship Between Frequency and Minimum Latency t <sub>RWL</sub> : 2/2/1/2/2/1/2/2/1 to 2/1/1/2/1/1/2/1/1 Addition of I <sub>BSR</sub> (CL = 3): 2/2/2/2/2/2/2/2 Addition of I <sub>BSR</sub> (CL = 2): —/1/1/—/1/1/—/1/1 Addition of I <sub>BSR</sub> (CL = 1): —/—/0/—/-0/—/-0/ Addition of I <sub>BSH</sub> (CL = 2): —/2/2/—/2/2 Addition of I <sub>BSH</sub> (CL = 1): —/—/1/—/1/—/1/—/1/—/1 Addition of I <sub>BSH</sub> (CL = 1): —/—/1/—/1/—/1/—/1/—/1 Addition of I <sub>BSH</sub> : 0/0/0/0/0/0/0/0/0/0	S. Ishikawa	T. Kizaki
0.2	Aug, 4, 1995	Unification of HM5216805 Series and HM5216405 Series Operation of HM5216805 Series, HM5216405 Series Addition of figure for READ to WRITE Command Interval (2)  Absolute Maximum Ratings: Addition of note1  AC Characteristics $t_{AC} (CL = 1) \text{ max: } 28/32/36 \text{ ns to } 27/32/36 \text{ ns} $ $t_{AC} (CL = 2) \text{ max: } 13/15/17 \text{ ns to } 12/15/17 \text{ ns} $ $t_{CESP} \text{ min: } 5/5/5 \text{ ns to } 2/3/3 \text{ ns} $ Relationship Between Frequency and Minimum Latency Addition of $I_{SREX}$ : $2/2/2/2/2/2/2/2$ $I_{APW}$ : $5/4/2/5/4/2/5/4/2$ to $5/3/2/5/3/2/5/3/2$ Addition of notes3 Timing Waveforms Change of Self Refresh Cycle	S. Ishikawa	T. Kizaki
1.0	Oct. 20, 1995	Correct errors DC Characteristics I <sub>CC2</sub> max: 30/25/20 mA to 40/35/30 mA I <sub>CC3</sub> max: 35/30/25 mA to 45/40/35 mA AC Characteristics t <sub>HZ</sub> min: 2/3/3 ns to 2/2/2 ns Relationship Between Frequency and Minimum Latency Change of notes 2	K. Nishimoto	T. Kizaki

Rev.	Date	Contents of Modification	Drawn by	Approved by
2.0	Dec. 10, 1996	Addition of HM5216805/5216405-10H Series Capacitance $C_{ 1}, C_{ 2}: \text{— typ to 2 min} \\ C_{ 3}: \text{— typ to 2 min} \\ \text{AC Characteristics} \\ \text{Addition of $t_{AC}$ (CL = 2) (HM5216805/5216405-10H)} \\ \text{max: 9.0/12/17 ns} \\ t_{AC} \text{ (CL = 2) max: 12/15/17 ns to 9.5/12/17 ns} \\ t_{AC} \text{ (CL = 3) max: 8/10/12 ns to 7.5/9/12 ns} \\ t_{HZ} \text{ min: 2/2/2 ns to $-/-/-$- ns} \\ \text{Change of symbol: $t_{RWL}$ to $t_{DPL}$}$	T. Takemura	S. Ishikawa
3.0	Jan. 20, 1997	Addition of HM5216805/5216405L-10H/10 Series Change of description for Self-refresh DC Characteristics Addition of I <sub>cc6</sub> (L-version) max: 250/—/— μA	T. Takemura	S. Ishikawa
4.0	Jun. 12, 1997	Deletion of HM5216805/5216405-10/15 Series	T. Takemura	S. Ishikawa
5.0	Nov. 1997	Change of Subtitle		