HYB18TC512160BF HYB18TC512800BF

512-Mbit Double-Data-Rate-Two SDRAM DDR2 SDRAM RoHS Compliant Products



Limonda



HYB18T	HYB18TC512160BF, HYB18TC512800BF							
Revision History: 2006-09, Rev. 1.11								
Page	nge Subjects (major changes since last revision)							
All	Qimonda update							
All	Adapted internet edition							
39	Modified AC Timing Parameters							
Previous	Previous Revision: 2006-06, Rev.1.1							
	For product types: HYB18TC512160BF-2.5, HYB18TC512800BF-2.5, HYB18TC512160BF-3, HYB18TC512800BF-3, HYB18TC512160BF-3S, HYB18TC512800BF-3S, HYB18TC512160BF-3.7, HYB18TC512800BF-3.7, HYB18TC512160BF-5, HYB18TC512800BF-5							
Previous	Revision: 2005-11, Rev. 1.04							

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document.

Please send your proposal (including a reference to this document) to:

techdoc@qimonda.com



1 Overview

This chapter gives an overview of the 512-Mbit Double-Data-Rate-Two SDRAM product family and describes its main characteristics.

1.1 Features

The 512-Mbit Double-Data-Rate-Two SDRAM offers the following key features:

- 1.8 V \pm 0.1 V Power Supply 1.8 V \pm 0.1 V (SSTL_18) compatible I/O
- DRAM organizations with 4, 8 and 16 data in/outputs
- Double Data Rate architecture: two data transfers per clock cycle four internal banks for concurrent operation
- Programmable CAS Latency: 3, 4, 5 and 6
- Programmable Burst Length: 4 and 8
- Differential clock inputs (CK and CK)
- Bi-directional, differential data strobes (DQS and DQS) are transmitted / received with data. Edge aligned with read data and center-aligned with write data.
- · DLL aligns DQ and DQS transitions with clock
- DQS can be disabled for single-ended data strobe operation
- Commands entered on each positive clock edge, data and data mask are referenced to both edges of DQS
- · Data masks (DM) for write data
- Posted CAS by programmable additive latency for better command and data bus efficiency

- Off-Chip-Driver impedance adjustment (OCD) and On-Die-Termination (ODT) for better signal quality.
- Auto-Precharge operation for read and write bursts
- Auto-Refresh, Self-Refresh and power saving Power-Down modes
- Average Refresh Period 7.8 μs at a $T_{\rm CASE}$ lower than 85 °C, 3.9 μs between 85 °C and 95 °C
- · Programmable self refresh rate via EMRS2 setting
- · Programmable partial array refresh via EMRS2 settings
- · DCC enabling via EMRS2 setting
- · Full and reduced Strength Data-Output Drivers
- 1kB page size for ×8, 2kB page size for ×16
- Packages: PG-TFBGA-84 for ×8 components PG-TFBGA-60 for ×16 components
- RoHS Compliant Products¹⁾
- All Speed grades faster than DDR400 comply with DDR400 timing specifications when run at a clock rate of 200 MHz.

A list of the performance tables for the various speeds can be found below

- Table 1 "Performance tables for -2.5" on Page 4
- Table 2 "Performance table for -3(S)" on Page 4
- Table 3 "Performance table for –3.7" on Page 4
- Table 4 "Performance table for -5" on Page 5

¹⁾ RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.



TABLE 1

			Perfo	rmance tables for -2.5
Product Type Speed Code			-2.5	Unit
Speed Grade			DDR2-800E 6-6-6	_
Max. Clock Frequency	@CL6	f_{CK6}	400	MHz
	@CL5	f_{CK5}	333	MHz
	@CL4	f_{CK4}	266	MHz
	@CL3	f_{CK3}	200	MHz
Min. RAS-CAS-Delay	·	t_{RCD}	15	ns
Min. Row Precharge Time		t_{RP}	15	ns
Min. Row Active Time		t_{RAS}	45	ns
Min. Row Cycle Time		t_{RC}	60	ns

TABLE 2

Performance table for -3(S)

				Performance table for	- 3(3)
Product Type Speed Code			-3	-3 S	Unit
Speed Grade		DDR2-667C 4-4-4	DDR2-667D 5-5-5	_	
Max. Clock Frequency	@CL5	$f_{\rm CK5}$	333	333	MHz
	@CL4	$f_{\rm CK4}$	333	266	MHz
	@CL3	f_{CK3}	200	200	MHz
Min. RAS-CAS-Delay		t_{RCD}	12	15	ns
Min. Row Precharge Time t_{RP}			12	15	ns
Min. Row Active Time t_{RAS}			45	45	ns
Min. Row Cycle Time		t_{RC}	57	60	ns

TABLE 3

Dowformer tolds for 2

			Performance tabl	e 101 - 3.7
Product Type Speed Code			-3.7	Unit
Speed Grade			DDR2-533C 4-4-4	_
Max. Clock Frequency	@CL5	f_{CK5}	266	MHz
	@CL4	f_{CK4}	266	MHz
	@CL3	f_{CK3}	200	MHz
Min. RAS-CAS-Delay			15	ns
Min. Row Precharge Time			15	ns
Min. Row Active Time			45	ns
Min. Row Cycle Time		t_{RC}	60	ns



TABLE 4

Performance table for -5

	nance table for -5			
Product Type Speed Code	- 5	Units		
Speed Grade		DDR2-400B 3-3-3	_	
Max. Clock Frequency	@CL5	$f_{\rm CK5}$	200	MHz
	@CL4	f_{CK4}	200	MHz
	@CL3	f_{CK3}	200	MHz
Min. RAS-CAS-Delay		t_{RCD}	15	ns
Min. Row Precharge Time		t_{RP}	15	ns
Min. Row Active Time		t_{RAS}	40	ns
Min. Row Cycle Time	·	t_{RC}	55	ns



1.2 Description

The 512-Mb DDR2 DRAM is a high-speed Double-Data-Rate-Two CMOS DRAM device containing 536,870,912 bits and internally configured as a quad-bank DRAM. The 512-Mb device is organized as either 32 Mbit \times 4 I/O \times 4 banks, 16 Mbit \times 8 I/O \times 4 banks or 8 Mbit \times 16 I/O \times 4 banks chip. These devices achieve high speed transfer rates starting at 400 Mb/sec/pin for general applications. See **Table 1** to **Table 4** for performance figures.

The device is designed to comply with all DDR2 DRAM key features:

- 1. Posted CAS with additive latency,
- 2. Write latency = read latency 1,
- 3. Normal and weak strength data-output driver,
- 4. Off-Chip Driver (OCD) impedance adjustment
- 5. On-Die Termination (ODT) function.

All of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are

A 16-bit address bus for $\times 4$ and $\times 8$ organized components and a 15-bit address bus for $\times 16$ components is used to convey row, column and bank address information in a RASCAS multiplexing style.

The DDR2 device operates with a 1.8 V $\pm\,0.1$ V power supply. An Auto-Refresh and Self-Refresh mode is provided along with various power-saving power-down modes.

The functionality described and the timing specifications included in this data sheet are for the DLL Enabled mode of operation.

The DDR2 SDRAM is available in PG-TFBGA package.

TABLE 5
Ordering Information for RoHS compliant products

			Orde	ering In	formation for R	oHS co	mpliant products
Product Type	Org	Speed	CAS-RCD-RP Latencies ¹⁾²⁾³⁾	Clock (MHz)	CAS-RCD-RP Latencies ¹⁾²⁾³⁾	Clock (MHz)	Package
HYB18TC512160BF-2.5	×16	DDR2-800E	6-6-6	400	5-5-5	333	PG-TFBGA-84-8
HYB18TC512800BF-2.5	×8	DDR2-800E	6-6-6	400	5-5-5	333	PG-TFBGA-60-24
HYB18TC512160BF-3	×16	DDR2-667C	4-4-4	333	3-3-3	200	PG-TFBGA-84-8
HYB18TC512800BF-3	×8	DDR2-667C	4-4-4	333	3-3-3	200	PG-TFBGA-60-24
HYB18TC512160BF-3S	×16	DDR2-667D	5-5-5	333	4-4-4	266	PG-TFBGA-84-8
HYB18TC512800BF-3S	×8	DDR2-667D	5-5-5	333	4-4-4	266	PG-TFBGA-60-24
HYB18TC512160BF-3.7	×16	DDR2-533C	4-4-4	266	3-3-3	200	PG-TFBGA-84-8
HYB18TC512800BF-3.7	×8	DDR2-533C	4-4-4	266	3-3-3	200	PG-TFBGA-60-24
HYB18TC512160BF-5	×16	DDR2-400B	3-3-3	200	_	_	PG-TFBGA-84-8
HYB18TC512800BF-5	×8	DDR2-400B	3-3-3	200	_	_	PG-TFBGA-60-24

¹⁾ CAS: Column Address Strobe

Note: For product nomenclature see Chapter 9 of this data sheet

²⁾ RCD: Row Column Delay

³⁾ RP: Row Precharge



2 Pin Configuration

This chapter contains the pin configuration tables.

2.1 CPin Configuration for TFBGA–60 TFBGA–84

The pin configuration of a DDR2 SDRAM is listed by function in **Table 6**. The abbreviations used in the Pin# and Buffer Type columns are explained in **Table 7** and **Table 8** respectively. The pin numbering for the FBGA package is depicted in **Figure 1** for \times 4, **Figure 2** for \times 8 and **Figure 3** for \times 16.

				TABLE 6
				Pin Configuration of DDR2 SDRAM
Ball#/Pin#	Name	Pin Type	Buffer Type	Function
Clock Signals	×8 Organi	zation		
E8	CK	I	SSTL	Clock Signal CK, Complementary Clock Signal CK
F8	CK	I	SSTL	
F2	CKE	I	SSTL	Clock Enable
Clock Signals	×16 Organ	ization		
J8	CK	I	SSTL	Clock Signal CK, Complementary Clock Signal CK
K8	CK	I	SSTL	
K2	CKE	I	SSTL	Clock Enable
Control Signa	als ×8 Orga	nization		
F7	RAS	I	SSTL	Row Address Strobe (RAS), Column Address Strobe (CAS), Write
G7	CAS	I	SSTL	Enable (WE)
F3	WE	I	SSTL	
G8	CS	I	SSTL	Chip Select
Control Signa	als ×16 Orga	anization		
K7	RAS	I	SSTL	Row Address Strobe (RAS), Column Address Strobe (CAS), Write
L7	CAS	1	SSTL	Enable (WE)
K3	WE	I	SSTL	
L8	CS	I	SSTL	Chip Select
G2	BA0	I	SSTL	Bank Address Bus 1:0
G3	BA1	I	SSTL	



Ball#/Pin#	Name	Pin Type	Buffer Type	Function
H8	A0	I	SSTL	Address Signal 12:0, Address Signal 10/Autoprecharge
H3	A1	I	SSTL	
H7	A2	I	SSTL	
J2	A3	I	SSTL	
J8	A4	I	SSTL	
J3	A5	I	SSTL	
J7	A6	I	SSTL	
K2	A7	I	SSTL	
K8	A8	I	SSTL	
K3	A9	I	SSTL	
H2	A10	I	SSTL	
	AP	I	SSTL	
K7	A11	I	SSTL	
L2	A12	I	SSTL	
L8	A13	I	SSTL	Address Signal 13
				Note: x4/x8 512 Mbit components
	NC	_	_	Note: and x16 512 Mbit components
Address Sign	als ×16 Org	anization		
L2	BA0	I	SSTL	Bank Address Bus 1:0
L3	BA1	I	SSTL	
L1	NC	_	_	
M8	A0	I	SSTL	Address Signal 12:0, Address Signal 10/Autoprecharge
M3	A1	I	SSTL	
M7	A2	I	SSTL	
N2	A3	I	SSTL	
N8	A4	I	SSTL	
N3	A5	I	SSTL	
N7	A6	I	SSTL	
P2	A7	I	SSTL	
P8	A8	I	SSTL	
P3	A9	I	SSTL	
M2	A10	I	SSTL	
	AP	I	SSTL	
P7	A11	I	SSTL	
R2	A12	I	SSTL	



Ball#/Pin#	Name	Pin Type	Buffer Type	Function
Data Signals	×8 Organiza	ition	I	
C8	DQ0	I/O	SSTL	Data Signal 7:0
C2	DQ1	I/O	SSTL	
D7	DQ2	I/O	SSTL	
D3	DQ3	I/O	SSTL	
D1	DQ4	I/O	SSTL	
D9	DQ5	I/O	SSTL	
B1	DQ6	I/O	SSTL	
B9	DQ7	I/O	SSTL	
Data Signals	×16 Organiz	zation		•
G8	DQ0	I/O	SSTL	Data Signal 15:0
G2	DQ1	I/O	SSTL	
H7	DQ2	I/O	SSTL	
H3	DQ3	I/O	SSTL	
H1	DQ4	I/O	SSTL	
H9	DQ5	I/O	SSTL	
F1	DQ6	I/O	SSTL	
F9	DQ7	I/O	SSTL	
C8	DQ8	I/O	SSTL	
C2	DQ9	I/O	SSTL	
D7	DQ10	I/O	SSTL	
D3	DQ11	I/O	SSTL	
D1	DQ12	I/O	SSTL	
D9	DQ13	I/O	SSTL	
B1	DQ14	I/O	SSTL	
B9	DQ15	I/O	SSTL	
Data Strobe >	<8 organisat	ion		
B7	DQS	I/O	SSTL	Data Strobe
A8	DQS	I/O	SSTL	
B3	RDQS	0	SSTL	Read Data Strobe
A2	RDQS	0	SSTL	



Ball#/Pin#	Name	Pin Type	Buffer Type	Function
Data Strobe ×16	6 Organiza	tion	•	
B7	UDQS	I/O	SSTL	Data Strobe Upper Byte
A8	UDQS	I/O	SSTL	
F7	LDQS	I/O	SSTL	Data Strobe Lower Byte
E8	LDQS	I/O	SSTL	
Data Mask ×8 O	rganizatio	n		
B3	DM	I	SSTL	Data Mask
Data Mask ×16	Organizati	on		
B3	UDM	I	SSTL	Data Mask Upper/Lower Byte
F3	LDM	I	SSTL	
Power Supplies	×8 Organ	ization		
A9,C1,C3,C7,C 9	V_{DDQ}	PWR	_	I/O Driver Power Supply
A1	V_{DD}	PWR	_	Power Supply
A7,B2,B8,D2,D 8	V_{SSQ}	PWR	_	I/O Driver Power Supply
A3,E3	V_{SS}	PWR	_	Power Supply
Power Supplies	×8 Organ	ization		
E2	V_{REF}	Al	-	I/O Reference Voltage
E1	V_{DDL}	PWR	_	Power Supply
E9,H9,L1	V_{DD}	PWR	-	Power Supply
E7	V _{SSDL}	PWR	_	Power Supply
J1,K9	V_{SS}	PWR	_	Power Supply
Power Supplies		nization		
J2	V_{REF}	Al	_	I/O Reference Voltage
E9, G1, G3, G7, G9	V_{DDQ}	PWR	_	I/O Driver Power Supply
J1	V_{DDL}	PWR	_	Power Supply
E1, J9, M9, R1	V_{DD}	PWR	_	Power Supply
E7, F2, F8, H2, H8	V_{SSQ}	PWR	_	I/O Driver Power Supply
J7	V_{SSDL}	PWR	-	Power Supply
A3, E3,J3,N1,P9	V _{SS}	PWR	_	Power Supply



Ball#/Pin#	Name	Pin Type	Buffer Type	Function					
Not Connected	Not Connected ×4 Organization								
A2, B1, B9, D1, D9,G1, L3,L7, L8	NC	NC	-	Not Connected					
Not Connected	×8 Organiz	zation							
G1, L3,L7, L8	NC	NC	_	Not Connected					
Not Connected	×16 Organ	ization							
A2, E2, L1, R3, R7, R8	NC	NC	_	Not Connected					
Other Pins ×8 C) Prganizatio	n							
F9	ODT	I	SSTL	On-Die Termination Control					
Other Pins ×16	Other Pins ×16 Organization								
K9	ODT	I	SSTL	On-Die Termination Control					

TABLE 7 Abbreviations for Pin Type Abbreviation Description Standard input-only pin. Digital levels. 0 Output. Digital levels. I/O I/O is a bidirectional input/output signal. ΑI Input. Analog levels. **PWR** Power GND Ground NC Not Connected

	TABLE 8
	Abbreviations for Buffer Type
Abbreviation	Description
SSTL	Serial Stub Terminated Logic (SSTL_18)
LV-CMOS	Low Voltage CMOS
CMOS	CMOS Levels
OD	Open Drain. The corresponding pin has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR.



FIGURE 1 Pin Configuration for ×4 components, PG-TFBGA-60 (top view) 9 1 2 3 5 7 8 V_{SS} V_{DD} NC $V_{\rm SSQ}$ DQS $V_{\rm DDQ}$ Α В $V_{\rm SSQ}$ NC V_{SSQ} DM DQS NC $V_{\rm DDQ}$ DQ1 $V_{\rm DDQ}$ С $V_{\rm DDQ}$ DQ0 $V_{\rm DDQ}$ D $V_{\rm SSQ}$ NC NC $V_{\rm SSQ}$ DQ3 DQ2 V_{DDL} V_{SS} V_{DD} V_{REF} Ε $V_{\rm SSDL}$ CK CKE WE RAS СK ODT NC CAS $\overline{\text{CS}}$ BA0 BA1 G $V_{\rm DD}$ A10/AP Н A2 Α0 $V_{\rm SS}$ Α5 A4 A3 A6 Κ $V_{\rm SS}$ Α7 Α9 A11 A8 V_{DD} A12 NC L NC NC,A13

Notes

- 1. $V_{\rm DDL}$ and $V_{\rm SSDL}$ are power and ground for the DLL. $V_{\rm DDL}$ is connected to $V_{\rm DD}$ on the device. $V_{\rm DD}$, $V_{\rm DDQ}$, $V_{\rm SSDL}$, $V_{\rm SS}$, and $V_{\rm SSQ}$ are isolated on the device.
- 2. Ball position L8 is A13 for 512-Mbit and is Not Connected on 256-Mbit



FIGURE 2

				Pin Cor	nfigura	tion fo	r×8 co	mpone	ents, PG-TFBGA-60-24
1	2	3	4	5	6	7	8	9	
V_{DD}	NC, RDQS	$V_{\mathtt{SS}}$		Α		$V_{ m SSQ}$	DQS	V_{DDQ}	
DQ6	V_{SSQ}	DM/ RDQS		В		DQS	$V_{ m SSQ}$	DQ7	
V_{DDQ}	DQ1	V_{DDQ}		С		V_{DDQ}	DQ0	$V_{\mathtt{DDQ}}$	
DQ4	V_{SSQ}	DQ3		D		DQ2	$V_{ m SSQ}$	DQ5	
V_{DDL}	V_{REF}	$V_{ m SS}$		Е		V _{SSDL}	СК	V_{DD}	
	CKE	WE		F		RAS	СК	ODT	
NC	BA0	BA1		G		CAS	C S		
	A10/AP	A1		Н		A2	A0	V_{DD}	
$V_{ m SS}$	А3	A5		J		A6	A4		
	A7	A9		K		A11	A8	$V_{\rm SS}$	
V_{DD}	A12	NC		L		NC	NC,A13		•
								MPPT009	0

Notes

- 1. $RDQS / \overline{RDQS}$ are enabled by EMRS(1) command.
- 2. If RDQS / \overline{RDQS} is enabled, the DM function is disabled
- 3. When enabled, RDQS & RDQS are used as strobe signals during reads.
- 4. $V_{\rm DDL}$ and $V_{\rm SSDL}$ are power and ground for the DLL. $V_{\rm DDL}$ is connected to $V_{\rm DD}$ on the device. $V_{\rm DD}$, $V_{\rm DDQ}$, $V_{\rm SSDL}$, $V_{\rm SS}$, and $V_{\rm SSQ}$ are isolated on the device.
- 5. Ball position L8 is A13 for 512-Mbit and is Not Connected on 256-Mbit.



FIGURE 3 Pin Configuration for ×16 components, PG-TFBGA-84-8 2 3 $V_{\rm SSQ}$ UDQS V_{DD} $V_{\rm SS}$ Α V_{DDQ} $V_{\rm SSQ}$ UDM $V_{\rm SSQ}$ DQ14 В UDQS DQ15 V_{DDQ} V_{DDQ} С V_{DDQ} V_{DDQ} DQ12 $V_{\rm SSQ}$ DQ11 D DQ10 $V_{\rm SSQ}$ DQ13 V_{DD} $V_{\rm SS}$ Ε $V_{\rm SSQ}$ LDQS V_{DDQ} NC $V_{\rm SSQ}$ F $V_{\rm SSQ}$ DQ6 LDM LDQS DQ7 V_{DDQ} V_{DDQ} G V_{DDQ} V_{DDQ} DQ4 $V_{\rm SSQ}$ DQ3 Н DQ2 $V_{\rm SSQ}$ DQ5 V_{REF} V_{DDL} $V_{\rm SS}$ VSSDL CK V_{DD} CK CKE WE Κ RAS ODT NC BA0 BA1 CAS cs A10/AP A2 A0 V_{DD} Α1 А3 Α5 A6 A4 Α7 Α9 A11 Α8 $V_{\rm SS}$ V_{DD} R NC A12 NC NC

Notes

- 1. UDQS/UDQS is data strobe for DQ[15:8], LDQS/LDQS is data strobe for DQ[7:0]
- 2. LDM is the data mask signal for DQ[7:0], UDM is the data mask signal for DQ[15:8]

MPPT0120

3. V_{DDL} and V_{SSDL} are power and ground for the DLL. V_{DDL} is connected to V_{DD} on the device. V_{DD} , V_{DDQ} , V_{SSDL} , V_{SS} , and V_{SSQ} are isolated on the device.



2.2 512 Mbit DDR2 Addressing

This chapter contents the table for the 512 Mbit DDR2 Addressing.

		TABLE 9
	DDR2 Add	Iressing for ×8 Organization
Configuration	64Mb x 8 ¹⁾	Note
Bank Address	BA[1:0]	
Number of Banks	4	
Auto-Precharge	A10 / AP	
Row Address	A[13:0]	
Column Address	A[9:0]	
Number of Column Address Bits	10	2)
Number of I/Os	8	
Page Size [Bytes]	1024 (1K)	3)

- 1) Referred to as 'org'
- 2) Referred to as 'colbits'
 3) PageSize = 2^{colbits} × org/8 [Bytes]

	DDR2 Addre	TABLE 10 essing for ×16 Organization
Configuration	32Mb x 16 ¹⁾	Note
Bank Address	BA[1:0]	
Number of Banks	4	
Auto-Precharge	A10 / AP	
Row Address	A[12:0]	
Column Address	A[9:0]	
Number of Column Address Bits	10	2)
Number of I/Os	16	
Page Size [Bytes]	2048 (2K)	3)

- 1) Referred to as 'org'
- 2) Referred to as 'colbits'
- 3) PageSize = 2^{colbits} × org/8 [Bytes]



3 Functional Description

This chapter describes the Functional Description.




TABLE 11 Mode Register Definition (BA[2:0] = 000B) Field **Bits** Type¹⁾ **Description** BA2 16 Bank Address [2] reg. addr. Note: BA2 not available on 256 Mbit and 512 Mbit components **BA2** Bank Address BA1 15 Bank Address [1] **BA1** Bank Address BA0 14 Bank Address [0] **BA0** Bank Address A13 13 Address Bus[13] Note: A13 is not available for 256 Mbit and x16 512 Mbit configuration A13 Address bit 13 PD 12 **Active Power-Down Mode Select** w **PD** Fast exit 0_{R} **PD** Slow exit WR Write Recovery2) [11:9] Note: All other bit combinations are illegal. 001_B WR 2 010_B **WR** 3 011_B **WR** 4 100_B **WR** 5 101_B **WR** 6 DLL 8 **DLL Reset** w **DLL** No 0_{B} **DLL** Yes 1_B TM 7 **Test Mode** W 0_{B} TM Normal Mode TM Vendor specific test mode



Field	Bits	Type ¹⁾	Description
CL	[6:4]	w	CAS Latency Note: All other bit combinations are illegal. 011 _B CL 3 100 _B CL 4 101 _B CL 5 110 _B CL 6 111 _B CL 7
ВТ	3	W	Burst Type 0 _B BT Sequential 1 _B BT Interleaved
BL	[2:0]	w	Burst Length Note: All other bit combinations are illegal. 010 _B BL 4 011 _B BL 8

¹⁾ w = write only register bits

²⁾ Number of clock cycles for write recovery during auto-precharge. WR in clock cycles is calculated by dividing t_{WR} (in ns) by t_{CK} (in ns) and rounding up to the next integer: WR [cycles] ≥ t_{WR} (ns) / t_{CK} (ns). The mode register must be programmed to fulfill the minimum requirement for the analogue t_{WR} timing WR_{MIN} is determined by t_{CK.MIN}.



BA2	BA1	BA0	A13	A12	A11	A10	A9	A8	Α7	A6	A5	A4	A3	A2	A1	A0
0	0	1	0	Q _{off}	RDQS	DQS	OC	D Prog	ram I	R_{tt}		AL		R_{tt}	DIC	DLL
re	eg. add	dr			W	W		W		W		W		W	W	W
															MPB	T0380

TABLE 12Extended Mode Register Definition (BA[2:0] = 001B)

	T	_ 1)	
Field	Bits	Type ¹⁾	Description
BA2	16	reg. addr.	Bank Address [2] Note: BA2 not available on 256 Mbit and 512 Mbit components 0 _B BA2 Bank Address
BA1	15		Bank Address [1] 0 _B BA1 Bank Address
BA0	14		Bank Address [0] 0 _B BA0 Bank Address
A13	13	W	Address Bus[13] Note: A13 is not available for 256 Mbit and x16 512 Mbit configuration 0 _B A13 Address bit 13
Qoff	12		Output Disable 0 _B QOff Output buffers enabled 1 _B QOff Output buffers disabled
RDQS	11		Read Data Strobe Output (RDQS, RDQS) 0 _B RDQS Disable 1 _B RDQS Enable
DQS	10		Complement Data Strobe (DQS Output) 0 _B DQS Enable 1 _B DQS Disable
OCD Program	[9:7]		Off-Chip Driver Calibration Program 000 _B OCD OCD calibration mode exit, maintain setting 001 _B OCD Drive (1) 010 _B OCD Drive (0) 100 _B OCD Adjust mode 111 _B OCD OCD calibration default



Field	Bits	Type ¹⁾	Description
AL	[5:3]		Additive Latency
			Note: All other bit combinations are illegal.
			000 _B AL 0
			001 _B AL 1
			010 _B AL 2
			011 _B AL 3
			100 _B AL 4
R _{TT}	6,2	1	Nominal Termination Resistance of ODT
			Note: See Table 23 "ODT DC Electrical Characteristics" on Page 26
			00 _B RTT ∞ (ODT disabled)
			01 _B RTT 75 Ohm
			10 _B RTT 150 Ohm
			11 _B RTT 50 Ohm
DIC	1	1	Off-chip Driver Impedance Control
			0 _B DIC Full (Driver Size = 100%)
			1 _B DIC Reduced
DLL	0]	DLL Enable
			0 _B DLL Enable
			1 _B DLL Disable

¹⁾ w = write only register bits






TABLE 13


EMRS(2) Programming Extended Mode register Definition (BA[2:0]=010	в)
--	----

Field	Bits	Type ¹⁾	Description
BA2	16	w	Bank Address[2]
			Note: BA2 is not available on 256Mbit and 512Mbit components
			0 _B BA2 Bank Address
ВА	[15:14]	w	Bank Adress[15:14]
			00 _B BA MRS
			01 _B BA EMRS(1)
			10 _B BA EMRS(2)
	F40 =1		11 _B BA EMRS(3): Reserved
Α	[13:7]	W	Address Bus[13:0]
			Note: A13 is not available for 256 Mbit and x16 512 Mbit configuration
			0 _B A[13:0] Address bits
Α	7	w	Address Bus[7], adapted self refresh rate for $T_{\text{CASE}} > 85^{\circ}\text{C}$
			O _B A7 disable
			1 _B A7 enable ²⁾
Α	[6:4]	w	Address Bus[6:4]
			0 _B A[6:4] Address bits
Α	3	w	Address Bus[3], Duty Cycle Correction (DCC)
			0 _B A[3] DCC disabled
			1 _B A[3] DCC enabled
Partial	Self Refr	esh for 4 ba	anks
Α	[2:0]	w	Address Bus[2:0], Partial Array Self Refresh for 4 Banks ³⁾
			000 _B PASR0 Full Array
			001 _B PASR1 Half Array (BA[1:0]=00, 01)
			010 _B PASR2 Quarter Array (BA[1:0]=00)
			011 _B PASR3 Not defined
			100 _B PASR4 3/4 array (BA[1:0]=01, 10, 11)
			101 _B PASR5 Half array (BA[1:0]=10, 11)
			110 _B PASR6 Quarter array (BA[1:0]=11)
			111 _B PASR7 Not defined

¹⁾ w = write only

- 2) When DRAM is operated at 85°C ≤ T_{Case} ≤ 95°C the extended self refresh rate must be enabled by setting bit A7 to "1" before the self refresh mode can be entered.
- 3) If PASR (Partial Array Self Refresh) is enabled, data located in areas of the array beyond the specified location will be lost if self refresh is entered. Data integrity will be maintained if t_{REF} conditions are met and no Self Refresh command is issued





MPBT0400

TABLE 14

			EMR(3) Programming Extended Mode Register Definition (BA[2:0]=010 _B)
Field	Bits	Type ¹⁾	Description
BA2	16	reg.addr	Bank Address[2] Note: BA2 is not available on 256Mbit and 512Mbit components 0 _B BA2 Bank Address
BA1	15		Bank Adress[1] 1 _B BA1 Bank Address
BA0	14		Bank Adress[0] 1 _B BA0 Bank Address
A	[13:0]	w	Address Bus[13:0] Note: A13 is not available for 256 Mbit and x16 512 Mbit configuration 0 _B A[13:0] Address bits

¹⁾ w = write only

TABLE 15

		ODI Truth Table
Input Pin	EMRS(1) Address Bit A10	EMRS(1) Address Bit A11
×8 components		
DQ[7:0]	X	
DQS	X	
DQS	0	X
RDQS	X	1
RDQS	0	1
DM	X	0
×16 components		
DQ[7:0]	X	
DQ[15:8]	X	
LDQS	X	
LDQS	0	X
UDQS	X	
UDQS	0	X
LDM	X	
UDM	X	



TABLE 16

Burst Length and Sequence

			Burst Length and Sequence
Burst Length	Starting Address (A2 A1 A0)	Sequential Addressing (decimal)	Interleave Addressing (decimal)
4	× 0 0	0, 1, 2, 3	0, 1, 2, 3
	× 0 1	1, 2, 3, 0	1, 0, 3, 2
	×1 0	2, 3, 0, 1	2, 3, 0, 1
	×1 1	3, 0, 1, 2	3, 2, 1, 0
8	0 0 0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0 0 1	1, 2, 3, 0, 5, 6, 7, 4	1, 0, 3, 2, 5, 4, 7, 6
	0 1 0	2, 3, 0, 1, 6, 7, 4, 5	2, 3, 0, 1, 6, 7, 4, 5
	0 1 1	3, 0, 1, 2, 7, 4, 5, 6	3, 2, 1, 0, 7, 6, 5, 4
	100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	1 0 1	5, 6, 7, 4, 1, 2, 3, 0	5, 4, 7, 6, 1, 0, 3, 2
	110	6, 7, 4, 5, 2, 3, 0, 1	6, 7, 4, 5, 2, 3, 0, 1
	111	7, 4, 5, 6, 3, 0, 1, 2	7, 6, 5, 4, 3, 2, 1, 0

Notes

 Page Size and Length is a function of I/O organization: 128Mb x 4 organization (CA[9:0], CA11); Page Size = 1 KByte; Page Length = 2048 64Mb x 8 organization (CA[9:0]); Page Size = 1 KByte; Page Length = 1024 32Mb x 16 organization (CA[9:0]); Page Size = 2 KByte; Page Length = 1024

2. Order of burst access for sequential addressing is "nibblebased" and therefore different from SDR or DDR components



4 Truth Tables

The truth tables in this chapter summarize the commands and there signal coding to control a standard Double-Data-Rate-Two SDRAM.

TABLE 17

		Clock	Enable (CKE) Truth	Table for Synchronous	Fransitions
Current State ¹⁾	CKE		Command (N) ^{2) 3)}	Action (N) ²⁾	Notes ⁴⁾⁵⁾
	Previous Cycle ⁶⁾ (N-1)	Current Cycle ⁶⁾ (N)	RAS, CAS, WE		
Power-Down	L	L	Х	Maintain Power-Down	7)8)11)
	L	Н	DESELECT or NOP	Power-Down Exit	7)9)10)11)
Self Refresh	L	L	Х	Maintain Self Refresh	8)11)12)
	L	Н	DESELECT or NOP	Self Refresh Exit	9)12)13)14)
Bank(s) Active	Н	L	DESELECT or NOP	Active Power-Down Entry	7)9)10)11)15)
All Banks Idle	Н	L	DESELECT or NOP	Precharge Power-Down Entry	9)10)11)15)
	Н	L	AUTOREFRESH	Self Refresh Entry	7)11)14)16)
Any State other than listed above	Н	Н	Refer to the Command Truth Table		17)

- 1) Current state is the state of the DDR2 SDRAM immediately prior to clock edge N.
- 2) Command (N) is the command registered at clock edge N, and Action (N) is a result of Command (N)
- 3) The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh. See .
- 4) CKE must be maintained HIGH while the device is in OCD calibration mode.
- 5) Operation that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 6) CKE (N) is the logic state of CKE at clock edge N; CKE (N-1) was the state of CKE at the previous clock edge.
- 7) The Power-Down Mode does not perform any refresh operations. The duration of Power-Down Mode is therefor limited by the refresh requirements
- 8) "X" means "don't care (including floating around V_{REF})" in Self Refresh and Power Down. However ODT must be driven HIGH or LOW in Power Down if the ODT function is enabled (Bit A2 or A6 set to "1" in EMRS(1)).
- 9) All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 10) Valid commands for Power-Down Entry and Exit are NOP and DESELECT only.
- 11) $t_{\text{CKE.MIN}}$ of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of $t_{\text{IS}} + 2xt_{\text{CKE}} + t_{\text{IH}}$.
- 12) $V_{\rm RFF}$ must be maintained during Self Refresh operation.
- 13) On Self Refresh Exit DESELECT or NOP commands must be issued on every clock edge occurring during the $t_{\rm XSNR}$ period. Read commands may be issued only after $t_{\rm XSRD}$ (200 clocks) is satisfied.
- 14) Valid commands for Self Refresh Exit are NOP and DESELCT only.
- 15) Power-Down and Self Refresh can not be entered while Read or Write operations, (Extended) mode Register operations, Precharge or Refresh operations are in progress. See and for a detailed list of restrictions.
- 16) Self Refresh mode can only be entered from the All Banks Idle state.
- 17) Must be a legal command as defined in the Command Truth Table.



TABLE 18

									Co	mmand 1	Truth Table
Function	CKE		cs	RAS	CAS	WE	BA0	A[12:11]	A10	A[9:0]	Notes ¹⁾²⁾³⁾
	Previous Cycle	Current Cycle					BA1				
(Extended) Mode Register Set	Н	Н	L	L	L	L	ВА	OP Code			4)5)
Auto-Refresh	Н	Н	L	L	L	Н	Х	Х	Х	Х	4)
Self-Refresh Entry	Н	L	L	L	L	Н	Х	Х	Х	Х	4)6)
Self-Refresh Exit	L	Н	Н	Х	Х	Х	Х	Х	Х	Х	4)6)7)
			L	Н	Н	Н					
Single Bank Precharge	Н	Н	L	L	Н	L	ВА	Х	L	Х	4)5)
Precharge all Banks	Н	Н	L	L	Н	L	Х	Х	Н	Х	4)
Bank Activate	Н	Н	L	L	Н	Н	ВА	Row Addr	ess		4)5)
Write	Н	Н	L	Н	L	L	ВА	Column	L	Column	4)5)8)
Write with Auto- Precharge	Н	Н	L	Н	L	L	ВА	Column	Н	Column	4)5)8)
Read	Н	Н	L	Н	L	Н	ВА	Column	L	Column	4)5)8)
Read with Auto- Precharge	Н	Н	L	Н	L	Н	ВА	Column	Н	Column	4)5)8)
No Operation	Н	Х	L	Н	Н	Н	Х	Х	Х	Х	4)
Device Deselect	Н	Х	Н	Х	Х	Х	Х	Х	Х	Х	4)
Power Down Entry	Н	L	Н	Х	Х	Х	Х	Х	Х	Х	4)9)
			L	Н	Н	Н					
Power Down Exit	L	Н	Н	Х	Х	Х	Х	Х	Х	Х	4)9)
			L	Н	Н	Н					

- 1) The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
- 2) "X" means "H or L (but a defined logic level)".
- 3) Operation that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 4) All DDR2 SDRAM commands are defined by states of $\overline{\text{CS}}$, $\overline{\text{WE}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, and CKE at the rising edge of the clock.
- 5) Bank addresses BA[1:0] determine which bank is to be operated upon. For (E)MRS BA[1:0] selects an (Extended) Mode Register.
- 6) V_{REF} must be maintained during Self Refresh operation.
- 7) Self Refresh Exit is asynchronous.
- 8) Burst reads or writes at BL = 4 cannot be terminated. See for details.
- 9) The Power Down Mode does not perform any refresh operations. The duration of Power Down is therefore limited by the refresh requirements outlined in

TABLE 19

	Da	ta wask (DW)	Truth Table
Name (Function)	DM	DQs	Note
Write Enable	L	Valid	1)
Write Inhibit	Н	Х	1)

¹⁾ Used to mask write data; provided coincident with the corresponding data.



5 Electrical Characteristics

This chapter lists the electrical characteristics.

5.1 Absolute Maximum Ratings

This chapter contains the absolute maximum ratings table.

			TABLE 20 Absolute Maximum Ratings
Symbol	Parameter	Rating	Unit Note
V_{DD}	Voltage on $V_{\rm DD}$ pin relative to $V_{\rm SS}$	-1.0 to +2.3	V 1)
V_{DDQ}	Voltage on $V_{\rm DDQ}$ pin relative to $V_{\rm SS}$	-0.5 to +2.3	V 1)
V_{DDL}	Voltage on VDDL pin relative to $V_{\rm SS}$	-0.5 to +2.3	V 1)
V_{IN},V_{OUT}	Voltage on any pin relative to $V_{\rm SS}$	-0.5 to +2.3	V 1)
T_{STG}	Storage Temperature	-55 to +100	°C 2)

¹⁾ When $V_{\rm DD}$ and $V_{\rm DDQ}$ and $V_{\rm DDL}$ are less than 500mV; Vref may be equal to or less than 300mV.

Attention: Stresses above the max. values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.

			TAB	LE 21	
DRAM Component Operating Temperature Ra					
Symbol	Parameter	Rating	Unit	Note	
T _{OPER}	Operating Temperature	0 to 95	°C	1)2)3)4)	

¹⁾ Operating Temperature is the case surface temperature on the center / top side of the DRAM.

²⁾ Storage Temperature is the case surface temperature on the center/top side of the DRAM.

²⁾ The operating temperature range are the temperatures where all DRAM specification will be supported. During operation, the DRAM case temperature must be maintained between 0 - 95 °C under all other specification parameters.

³⁾ Above 85 °C case temperature the Auto-Refresh command interval has to be reduced to t_{REFI} = 3.9 μs .

⁴⁾ When operating this product in the 85 °C to 95 °C T_{CASE} temperature range, the High Temperature Self Refresh has to be enabled by setting EMR(2) bit A7 to "1". When the High Temperature Self Refresh is enabled there is an increase of I_{DD6} by approximately 50%



5.2 DC Characteristics

This chapter describes the DC characteristics.

TABI Recommended DC Operating Conditions (SS							
Symbol	Parameter	Rating					
		Min.	Тур.	Max.			
V_{DD}	Supply Voltage	1.7	1.8	1.9	V	1)	
V_{DDDL}	Supply Voltage for DLL	1.7	1.8	1.9	V	1)	
V_{DDQ}	Supply Voltage for Output	1.7	1.8	1.9	V	1)	
V_{REF}	Input Reference Voltage	$0.49 \times V_{\mathrm{DDQ}}$	$0.5 \times V_{\mathrm{DDQ}}$	$0.51 \times V_{\mathrm{DDQ}}$	V	2)3)	
***		**		**		4)	

- $V_{\rm TT}$ Termination Voltage $V_{\rm REF} = 0.04$ $V_{\rm REF}$ $V_{\rm REF} = 0.04$ V $^{4)}$ 1) $V_{\rm DDQ}$ tracks with $V_{\rm DD}$, $V_{\rm DDDL}$ tracks with $V_{\rm DD}$. AC parameters are measured with $V_{\rm DD}$, $V_{\rm DDQ}$ and $V_{\rm DDDL}$ tied together.
 2) The value of $V_{\rm REF}$ may be selected by the user to provide optimum noise margin in the system. Typically the value of $V_{\rm REF}$ is expected to be about $0.5 \times V_{\rm DDQ}$ of the transmitting device and $V_{\rm REF}$ is expected to track variations in $V_{\rm DDQ}$. 3) Peak to peak ac noise on $V_{\rm REF}$ may not exceed $\pm 2\% V_{\rm REF}$ (dc)
- 4) $V_{\rm TT}$ is not applied directly to the device. $V_{\rm TT}$ is a system supply for signal termination resistors, is expected to be set equal to $V_{\rm REF}$, and must track variations in die dc level of $V_{\rm REF}$.

					TAE	3LE 23
			ODT D	C Electrica	al Charac	teristics
Parameter / Condition	Symbol	Min.	Nom.	Max.	Unit	Note
Termination resistor impedance value for EMRS(1)[A6,A2] = [0,1]; 75 Ohm	Rtt1(eff)	60	75	90	Ω	1)
Termination resistor impedance value for EMRS(1)[A6,A2] =[1,0]; 150 Ohm	Rtt2(eff)	120	150	180	Ω	1)
Termination resistor impedance value for EMRS(1)(A6,A2)=[1,1]; 50 Ohm	Rtt3(eff)	40	50	60	Ω	1)
Deviation of V_M with respect to V_{DDQ} / 2	delta V _M	-6.00	_	+ 6.00	%	2)

- Measurement Definition for Rtt(eff): Apply $V_{IH(ac)}$ and $V_{IL(ac)}$ to test pin separately, then measure current $I(V_{IHac})$ and $I(V_{ILac})$ respectively. $Rtt(eff) = (V_{IH(ac)} - V_{IL(ac)}) / (I(V_{IHac}) - I(V_{ILac})).$
- 2) Measurement Definition for V_M : Turn ODT on and measure voltage (V_M) at test pin (midpoint) with no load: delta $V_M = ((2 \times V_M / V_{DDQ}) (2 \times V_M / V_{DDQ}))$ 1) x 100%

				TABL	E 24
Input and Output Leakage Curre					
Symbol	Parameter / Condition	Min.	Max.	Unit	Note
I_{IL}	Input Leakage Current; any input 0 V < V IN < $V_{\rm DD}$	-2	+2	μΑ	1)
I_{OL}	Output Leakage Current; 0 V < VOUT < $V_{\rm DDQ}$	- 5	+5	μА	2)

- 1) All other pins not under test = 0 V
- 2) DQ's, LDQS, UDQS, UDQS, UDQS, DQS, DQS, RDQS, RDQS are disabled and ODT is turned off



5.3 DC & AC Characteristics

DDR2 SDRAM pin timing are specified for either single ended or differential mode depending on the setting of the EMRS(1) "Enable $\overline{\rm DQS}$ " mode bit; timing advantages of differential mode are realized in system design. The method by which the DDR2 SDRAM pin timing are measured is mode dependent. In single ended mode, timing relationships are measured relative to the rising or falling edges of DQS crossing at $V_{\rm REF}$.

In differential mode, these timing relationships are measured relative to the crosspoint of DQS and its complement, \overline{DQS} . This distinction in timing methods is verified by design and characterization but not subject to production test. In single ended mode, the \overline{DQS} (and \overline{RDQS}) signals are internally disabled and don't care.

TABLE 25

DC & AC Logic Input Levels for DDR2-667 and DDR2-80							
Symbol	Parameter	DDR2-667, DDR2-8	DDR2-667, DDR2-800				
		Min.	Max.				
V _{IH(dc)}	DC input logic high	V _{REF} + 0.125	$V_{\rm DDQ}$ + 0.3	V			
$V_{IL(dc)}$	DC input low	-0.3	V _{REF} – 0.125	V			
$V_{IH(ac)}$	AC input logic high	V _{REF} + 0.200	_	V			
V _{11 (2-2)}	AC input low	_	$V_{\rm DES} = 0.200$	V			

TABLE 26

DC & AC Logic Input Levels for DDR2-533 and DDR2-						
Symbol	Parameter	DDR2-533, DDR2-4	DDR2-533, DDR2-400			
Min.		Min.	Max.			
V _{IH(dc)}	DC input logic high	V _{REF} + 0.125	$V_{\rm DDQ}$ + 0.3	V		
$V_{IL(dc)}$	DC input low	-0.3	V _{REF} - 0.125	V		
$V_{IH(ac)}$	AC input logic high	$V_{\sf REF}$ + 0.250	_	V		
$V_{IL(ac)}$	AC input low	_	V _{REF} - 0.250	V		

TABLE 27

2)3)

		Single-ended AC Inpu	ut Test Co	onditions
Symbol	Condition	Value	Unit	Note
V_{REF}	Input reference voltage	$0.5 \times V_{\mathrm{DDQ}}$	V	1)
$V_{\sf SWING.MAX}$	Input signal maximum peak to peak swing	1.0	V	1)

1.0

1) Input waveform timing is referenced to the input signal crossing through the V_{REF} level applied to the device under test.

Input signal minimum Slew Rate

- 2) The input signal minimum Slew Rate is to be maintained over the range from $V_{\rm IH(ac).MIN}$ to $V_{\rm REF}$ for rising edges and the range from $V_{\rm REF}$ to $V_{\rm IL(ac).MAX}$ for falling edges as shown in **Figure 4**.
- 3) AC timings are referenced with input waveforms switching from $V_{\rm IL(ac)}$ to $V_{\rm IH(ac)}$ on the positive transitions and $V_{\rm IH(ac)}$ to $V_{\rm IL(ac)}$ on the negative transitions

SLEW







TABLE 28

Differential DC and AC Input and Output Logic Levels

Symbol	Parameter	Min.	Max.	Unit	Note
$V_{IN(dc)}$	DC input signal voltage	-0.3	V_{DDQ} + 0.3	_	1)
$V_{ID(dc)}$	DC differential input voltage	0.25	V_{DDQ} + 0.6	_	2)
$V_{ID(ac)}$	AC differential input voltage	0.5	V_{DDQ} + 0.6	V	3)
$V_{IX(ac)}$	AC differential cross point input voltage	$0.5 \times V_{\rm DDQ} - 0.175$	$0.5 \times V_{\rm DDQ}$ + 0.175	V	4)
$V_{OX(ac)}$	AC differential cross point output voltage	$0.5 \times V_{\rm DDQ} - 0.125$	$0.5 \times V_{\rm DDQ}$ + 0.125	V	5)

- 1) $V_{\rm IN(dc)}$ specifies the allowable $\overline{\rm DC}$ execution of each input of differential pair such as CK, $\overline{\rm CK}$, $\overline{\rm DQS}$, $\overline{\rm DQS}$ etc.
- 2) $V_{\rm ID(dc)}$ specifies the input differential voltage $V_{\rm TR}-V_{\rm CP}$ required for switching. The minimum value is equal to $V_{\rm IH(dc)}-V_{\rm IL(dc)}$
- 3) $V_{\rm ID(ac)}$ specifies the input differential voltage $V_{\rm TR} V_{\rm CP}$ required for switching. The minimum value is equal to $V_{\rm IH(ac)} V_{\rm IL(ac)}$.
- 4) The value of $V_{\rm IX(ac)}$ is expected to equal 0.5 × $V_{\rm DDQ}$ of the transmitting device and $V_{\rm IX(ac)}$ is expected to track variations in $V_{\rm DDQ}$. $V_{\rm IX(ac)}$ indicates the voltage at which differential input signals must cross.
- 5) The value of $V_{\rm OX(ac)}$ is expected to equal 0.5 × $V_{\rm DDQ}$ of the transmitting device and $V_{\rm OX(ac)}$ is expected to track variations in $V_{\rm DDQ}$. $V_{\rm OX(ac)}$ indicates the voltage at which differential input signals must cross.





5.4 Output Buffer Characteristics

This chapter describes the Output Buffer Characteristics.

				TABLE 29
			SSTL_18 Output D	C Current Drive
Symbol	Parameter	SSTL_18	Unit	Note
I_{OH}	Output Minimum Source DC Current	-13.4	mA	1)2)
I_{OL}	Output Minimum Sink DC Current	13.4	mA	2)3)

- 1) $V_{\rm DDQ}$ = 1.7 V; $V_{\rm OUT}$ = 1.42 V. ($V_{\rm OUT}$ – $V_{\rm DDQ}$) / $I_{\rm OH}$ must be less than 21 Ohm for values of $V_{\rm OUT}$ between $V_{\rm DDQ}$ and $V_{\rm DDQ}$ 280 mV.
- 2) The values of $I_{\rm OH(dc)}$ and $I_{\rm OL(dc)}$ are based on the conditions given in ¹⁾ and ³⁾. They are used to test drive current capability to ensure $V_{\rm IH.MIN}$ plus a noise margin and $V_{\rm IL.MAX}$ minus a noise margin are delivered to an SSTL_18 receiver. The actual current values are derived by shifting the desired driver operating points along 21 Ohm load line to define a convenient current for measurement.
- 3) $V_{\rm DDQ}$ = 1.7 V; $V_{\rm OUT}$ = 280 mV. $V_{\rm OUT}$ / $I_{\rm OL}$ must be less than 21 Ohm for values of $V_{\rm OUT}$ between 0 V and 280 mV.

TABI SSTL_18 Output AC Test Con				
Symbol	Parameter	SSTL_18	Unit	Note
V_{OH}	Minimum Required Output Pull-up	V _{TT} + 0.603	V	1)
V_{OL}	Maximum Required Output Pull-down	V _{TT} - 0.603	V	1)
V_{OTR}	Output Timing Measurement Reference Level	$0.5 \times V_{\mathrm{DDQ}}$	V	

¹⁾ SSTL_18 test load for V_{OH} and V_{OL} is different from the referenced load. The SSTL_18 test load has a 20 Ohm series resistor additionally to the 25 Ohm termination resistor into V_{TT} . The SSTL_18 definition assumes that \pm 335 mV must be developed across the effectively 25 Ohm termination resistor (13.4 mA \times 25 Ohm = 335 mV). With an additional series resistor of 20 Ohm this translates into a minimum requirement of 603 mV swing relative to V_{TT} , at the ouput device (13.4 mA \times 45 Ohm = 603 mV).



TABLE 31

OCD Default Characteristics

	GOD BOILGIT CHARACTORIST							
Symbol Description		Min.	Nominal	Max.	Unit	Note		
_	Output Impedance	See Chapter	5.5		Ohms	1)2)		
_	Pull-up / Pull down mismatch	0	_	4	Ohms	1)2)3)		
_	Output Impedance step size for OCD calibration		_	1.5	Ohms	4)		
S_{OUT}	Output Slew Rate	1.5	_	5.0	V / ns	1)5)6)7)		

- 1) $V_{\rm DDQ}$ = 1.8 V \pm 0.1 V; $V_{\rm DD}$ = 1.8 V \pm 0.1 V
- 2) Impedance measurement condition for output source dc current: $V_{\rm DDQ}$ = 1.7 V, $V_{\rm OUT}$ = 1420 mV; $(V_{\rm OUT}-V_{\rm DDQ})$ / $I_{\rm OH}$ must be less than 23.4 ohms for values of $V_{\rm OUT}$ between $V_{\rm DDQ}$ and $V_{\rm DDQ}$ = 280 mV. Impedance measurement condition for output sink dc current: $V_{\rm DDQ}$ = 1.7 V; $V_{\rm OUT}$ = -280 mV; $V_{\rm OUT}$ / $I_{\rm OL}$ must be less than 23.4 Ohms for values of $V_{\rm OUT}$ between 0 V and 280 mV.
- 3) Mismatch is absolute value between pull-up and pull-down, both measured at same temperature and voltage.
- 4) This represents the step size when the OCD is near 18 ohms at nominal conditions across all process parameters and represents only the DRAM uncertainty. A 0 Ohm value (no calibration) can only be achieved if the OCD impedance is 18 ± 0.75 Ohms under nominal conditions.
- 5) The absolute value of the Slew Rate as measured from DC to DC is equal to or greater than the Slew Rate as measured from AC to AC. This is verified by design and characterization but not subject to production test.
- 6) Timing skew due to DRAM output Slew Rate mis-match between DQS / DQS and associated DQ's is included in t_{DQSQ} and t_{QHS} specification.
- 7) DRAM output Slew Rate specification applies to 400, 533 and 667 MT/s speed bins.

5.5 Input / Output Capacitance

This chapter describes the Input / Output Capacitance.

TABLE 32

Input / Output Capacitance Symbol Parameter Min. Max. Unit **CCK** Input capacitance, CK and CK 1.0 2.0 pF CDCK Input capacitance delta, CK and CK 0.25 pF pF CI Input capacitance, all other input-only pins 1.0 1.75 CDI Input capacitance delta, all other input-only pins 0.25 pF CIO 2.5 3.5 Input/output capacitance, pF DQ, DM, DQS, DQS, RDQS, RDQS **CDIO** Input/output capacitance delta, 0.5 DQ, DM, DQS, DQS, RDQS, RDQS



Overshoot and Undershoot Specification 5.6

This chapter describes the Overshoot and Undershoot Specification.

TABLE 33 AC Overshoot / Undershoot Specification for Address and Control Pins DDR2-400 DDR2-533 **DDR2-667 DDR2-800** Unit 0.9 0.9 0.9 0.9 ٧ ٧ 0.9 0.9 0.9 0.9

Parameter Maximum peak amplitude allowed for overshoot area Maximum peak amplitude allowed for undershoot area Maximum overshoot area above V_{DD} 1.33 0.80 1.00 0.80 V.ns Maximum undershoot area below $V_{\rm SS}$ 1.33 1.00 0.80 0.80 V.ns







TABLE 34

AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask Pins							
Parameter	DDR2-400	DDR2-533	DDR2-667	DDR2-800	Unit		
Maximum peak amplitude allowed for overshoot area	0.9	0.9	0.9	0.9	V		
Maximum peak amplitude allowed for undershoot area	0.9	0.9	0.9	0.9	V		
Maximum overshoot area above $V_{\mathtt{DDQ}}$	0.38	0.28	0.23	0.23	V.ns		
Maximum undershoot area below $V_{ m SSO}$	0.38	0.28	0.23	0.23	V.ns		

FIGURE 7





6 Specifications and Conditions

This chapter describes the Specifications and Conditions.

	TΑ	BL	E,	35
I _{DD} Measureme	nt C	one	diti	ons

Parameter	Symbol	Note
Operating Current - One bank Active - Precharge $t_{\text{CK}} = t_{\text{CK}(\text{IDD})}, t_{\text{RC}} = t_{\text{RC}(\text{IDD})}, t_{\text{RAS}} = t_{\text{RAS.MIN}(\text{IDD})}, \text{ CKE is HIGH, } \overline{\text{CS}} \text{ is HIGH between valid commands. Address and control inputs are switching; Databus inputs are switching.}$	I_{DD0}	1)2)3)4) 5)6)
Operating Current - One bank Active - Read - Precharge $I_{\text{OUT}} = 0 \text{ mA}$, $B_{\text{L}} = 4$, $t_{\text{CK}} = t_{\text{CK(IDD)}}$, $t_{\text{RC}} = t_{\text{RC(IDD)}}$, $t_{\text{RAS}} = t_{\text{RAS.MIN(IDD)}}$, $t_{\text{RCD}} = t_{\text{RCD(IDD)}}$, $t_{\text{AL}} = 0$, $t_{\text{CL}} = 0$, t	I_{DD1}	1)2)3)4)5
Precharge Power-Down Current All banks idle; CKE is LOW; $t_{CK} = t_{CK(IDD)}$; Other control and address inputs are stable; Data bus inputs are floating	I_{DD2P}	1)2)3)4)5
Precharge Standby Current All banks idle; $\overline{\text{CS}}$ is HIGH; CKE is HIGH; $t_{\text{CK}} = t_{\text{CK(IDD)}}$; Other control and address inputs are switching, Data bus inputs are switching	I_{DD2N}	1)2)3)4)5)6)
Precharge Quiet Standby Current All banks idle; $\overline{\text{CS}}$ is HIGH; CKE is HIGH; $t_{\text{CK}} = t_{\text{CK(IDD)}}$; Other control and address inputs are stable, Data bus inputs are floating.	I_{DD2Q}	1)2)3)4)5
Active Power-Down Current All banks open; $t_{CK} = t_{CK(IDD)}$, CKE is LOW; Other control and address inputs are stable; Data bus inputs are floating. MRS A12 bit is set to "0" (Fast Power-down Exit).	$I_{\mathrm{DD3P(0)}}$	1)2)3)4)5)6)
Active Power-Down Current All banks open; $t_{CK} = t_{CK(IDD)}$, CKE is LOW; Other control and address inputs are stable, Data bus inputs are floating. MRS A12 bit is set to 1 (Slow Power-down Exit);	$I_{\mathrm{DD3P(1)}}$	1)2)3)4)5)6)
Active Standby Current All banks open; $t_{\text{CK}} = t_{\text{CK(IDD)}}$; $t_{\text{RAS}} = t_{\text{RAS.MAX(IDD)}}$, $t_{\text{RP}} = t_{\text{RP(IDD)}}$; CKE is HIGH, $\overline{\text{CS}}$ is HIGH between valid commands. Address inputs are switching; Data Bus inputs are switching;	I_{DD3N}	1)2)3)4)5
Operating Current Burst Read: All banks open; Continuous <u>burst</u> reads; BL = 4; AL = 0, CL = $CL_{(IDD)}$; $t_{CK} = t_{CK(IDD)}$; $t_{RAS} = t_{RAS.MAX.(IDD)}$, $t_{RP} = t_{RP(IDD)}$; CKE is HIGH, \overline{CS} is HIGH between valid commands. Address inputs are switching; Data Bus inputs are switching; $I_{OUT} = 0$ mA.	$I_{\rm DD4R}$	1)2)3)4)5
Operating Current Burst Write: All banks open; Continuous burst writes; BL = 4; AL = 0, CL = $CL_{(IDD)}$; $t_{CK} = t_{CK(IDD)}$; $t_{RAS} = t_{RAS.MAX(IDD)}$, $t_{RP} = t_{RP(IDD)}$; CKE is HIGH, \overline{CS} is HIGH between valid commands. Address inputs are switching; Data Bus inputs are switching;	I_{DD4W}	1)2)3)4)5
Burst Refresh Current $t_{\text{CK}} = t_{\text{CK(IDD)}}$, Refresh command every $t_{\text{RFC}} = t_{\text{RFC(IDD)}}$ interval, CKE is HIGH, $\overline{\text{CS}}$ is HIGH between valid commands, Other control and address inputs are switching, Data bus inputs are switching.	I_{DD5B}	1)2)3)4)5
Distributed Refresh Current $t_{CK} = t_{CK(IDD)}$, Refresh command every $t_{REFI} = 7.8 \mu s$ interval, CKE is LOW and \overline{CS} is HIGH between valid commands, Other control and address inputs are switching, Data bus inputs are switching.	I_{DD5D}	1)2)3)4)5



Parameter	Symbol	Note
Self-Refresh Current CKE \leq 0.2 V; external clock off, CK and $\overline{\text{CK}}$ at 0 V; Other control and address inputs are floating, Data bus inputs are floating.	I_{DD6}	1)2)3)4)5)6)
Operating Bank Interleave Read Current 1. All banks interleaving reads, $I_{OUT} = 0$ mA; $BL = 4$, $CL = CL_{(IDD)}$, $AL = t_{RCD(IDD)} - 1 \times t_{CK(IDD)}$; $t_{CK} = t_{CK(IDD)}$, $t_{RC} = t_{RCD(IDD)}$, $t_{RRD} = t_{RRD(IDD)}$; CKE is HIGH, \overline{CS} is HIGH between valid commands. Address bus inputs are stable during deselects; Data bus is switching. 2. Timing pattern:	I_{DD7}	1)2)3)4)5)6)7)
DDR2-400-333: A0 RA0 A1 RA1 A2 RA2 A3 RA3 D D D (11 clocks)]	
DDR2-533-333: A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D D D (15 clocks)	1	
DDR2-667-444: A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D D (19 clocks)]	
DDR2-667-555: A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D D D (20 clocks)	1	
DDR2-800-555: A0 RA0 D D D A1 RA1 D D D A2 RA2 D D D A3 RA3 D D D D D(22 clocks)	1	

- 1) $V_{\rm DDQ}$ = 1.8 V ± 0.1 V; $V_{\rm DD}$ = 1.8 V ± 0.1 V
- 2) $I_{\rm DD}$ specifications are tested after the device is properly initialized. 3) $I_{\rm DD}$ parameter are specified with ODT disabled.
- 4) Data Bus consists of DQ, DM, DQS, DQS, RDQS, RDQS, LDQS, LDQS, UDQS and UDQS.
- 5) Definitions for $I_{\rm DD}$: see **Table 36**.
- 6) Timing parameter minimum and maximum values for $I_{\rm DD}$ current measurements are defined in chapter 7.
- 7) A = Activate, RA = Read with Auto-Precharge, D=DESELECT

TABLE 30	õ
Definition for I _D	D

	Definition for I _{DD}
Parameter	Description
LOW	defined as $V_{\mathrm{IN}} \leq V_{\mathrm{IL(ac).MAX}}$
HIGH	defined as $V_{\rm IN} \ge V_{\rm IH(ac).MIN}$
STABLE	defined as inputs are stable at a HIGH or LOW level
FLOATING	defined as inputs are $V_{\rm REF}$ = $V_{\rm DDQ}$ / 2
SWITCHING	defined as: Inputs are changing between high and low every other clock (once per two clocks) for address and control signals, and inputs changing between high and low every other clock (once per clock) for DQ signals not including mask or strobes



TABLE 37 Specification for HVR18T512xxxRF

0	0.5				Specification for		
Symbol	-2.5	-3	-3S	-3.7	- 5	Unit	Note
	DDR2-800E	DDR2-667C	DDR2-667D	DDR2-533C	DDR2-400B		
I_{DD0}	80	75	71	65	61	mA	×8
	100	95	90	80	75	mA	×16
I_{DD1}	95	90	85	75	70	mA	×8
	115	105	100	90	83	mA	×16
I_{DD2P}	7	7	7	7	7	mA	
I_{DD2N}	51	45	45	38	34	mA	
I_{DD2Q}	45	40	40	35	32	mA	
I_{DD3P}	39	33	33	28	24	mA	1)
	9	9	9	9	9	mA	2)
I_{DD3N}	60	50	50	43	39	mA	
$I_{\rm DD4R}$	155	130	130	110	95	mA	×8
	180	155	155	130	115	mA	×16
I_{DD4W}	155	130	130	110	95	mA	×8
	200	170	170	145	130	mA	×16
I_{DD5B}	145	140	140	130	125	mA	
$I_{ m DD5D}$	9	9	9	9	9	mA	3)
I_{DD6}	7	7	7	7	7	mA	3)
I_{DD7}	160	160	152	145	141	mA	×8
	255	252	240	230	220	mA	×16

¹⁾ MRS(12)=0

²⁾ MRS(12)=1

³⁾ $0^{\circ} \le T_{\text{CASE}} \le 85^{\circ}\text{C}$.



7 Timing Characteristics

This chapter contains speed grade definition, AC timing parameter and ODT tables.

7.1 Speed Grade Definitions

All Speed grades faster than DDR2-DDR400B comply with DDR2-DDR400B timing specifications(t_{CK} = 5ns with t_{RAS} = 40ns). List of Speed Grade Definition tables:

- Table 38 "Speed Grade Definition Speed Bins for DDR2-800E" on Page 36
- Table 39 "Speed Grade Definition Speed Bins for DDR2-667" on Page 37
- Table 41 "Speed Grade Definition Speed Bins for DDR2-400B" on Page 38

		Spe	ed Grade I	Definition Sp	eed Bins f	TABLE 38 or DDR2-800E
Speed Grade			DDR2-800E		Unit	Note
IFX Sort Name			-2.5			
CAS-RCD-RP latencies		6-6-6		t _{CK}		
Parameter		Symbol	Min.	Max.	_	
Clock Frequency	@ CL = 3	t_{CK}	5	8	ns	1)2)3)4)
	@ CL = 4	t _{CK}	3.75	8	ns	1)2)3)4)
	@ CL = 5	t _{CK}	3	8	ns	1)2)3)4)
	@ CL = 6	t _{CK}	2.5	8	ns	1)2)3)4)
Row Active Time		t_{RAS}	45	70000	ns	1)2)3)4)5)
Row Cycle Time		t_{RC}	60	_	ns	1)2)3)4)
RAS-CAS-Delay		t_{RCD}	15	_	ns	1)2)3)4)
Row Precharge Time		t_{RP}	15	_	ns	1)2)3)4)

- 1) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. Timings are further guaranteed for normal OCD drive strength (EMRS(1) A1 = 0) under the "Reference Load for Timing Measurements".
- 2) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS, input reference level is the crosspoint when in differential strobe mode; The input reference level for signals other than CK/CK, DQS / DQS, RDQS / RDQS is defined.
- 3) Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes. During the period before $V_{\rm REF}$ stabilizes, CKE = 0.2 x $V_{\rm DDQ}$ is recognized as low.
- 4) The output timing reference voltage level is $V_{\rm TT}$.
- 5) $t_{RAS.MAX}$ is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to 9 x t_{REFI} .



TABLE 39

Speed Grade Definition Speed Bins for DDR2-667										
Speed Grade IFX Sort Name			DDR2-	DDR2-667C		DDR2-667D		Note		
			-3		-3S					
CAS-RCD-RP latence	ies		4-4-4		5-5-5		t _{CK}			
Parameter		Symbol	Min.	Max.	Min.	Max.	_			
Clock Frequency	@ CL = 3	t_{CK}	5	8	5	8	ns	1)2)3)4)		
	@ CL = 4	t_{CK}	3	8	3.75	8	ns	1)2)3)4)		
	@ CL = 5	t _{CK}	3	8	3	8	ns	1)2)3)4)		
Row Active Time		t _{RAS}	45	70000	45	70000	ns	1)2)3)4)5)		
Row Cycle Time		t_{RC}	57		60	_	ns	1)2)3)4)		
RAS-CAS-Delay		t_{RCD}	12	_	15	_	ns	1)2)3)4)		
Row Precharge Time	1	t_{RP}	12	_	15	_	ns	1)2)3)4)		

- 1) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. Timings are further guaranteed for normal OCD drive strength (EMRS(1) A1 = 0) under the "Reference Load for Timing Measurements".
- 2) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS, input reference level is the crosspoint when in differential strobe mode; The input reference level for signals other than CK/CK, DQS / DQS, RDQS / RDQS is defined.
- 3) Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes. During the period before $V_{\rm REF}$ stabilizes, CKE = 0.2 x $V_{\rm DDQ}$ is recognized as low.
- 4) The output timing reference voltage level is $V_{\rm TT}$.
- 5) $t_{\text{RAS,MAX}}$ is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to 9 x $t_{\text{REFI-}}$

TABLE 40

Speed Grade Definition Speed Bins for DDR2-53								
Speed Grade			DDR2-	DDR2-533C		Note		
IFX Sort Name		-3.7	-3.7					
CAS-RCD-RP latencies			4-4-4		t _{CK}			
Parameter		Symbol	Min.	Max.	_			
Clock Frequency	@ CL = 3	t_{CK}	5	8	ns	1)2)3)4)		
	@ CL = 4	t_{CK}	3.75	8	ns	1)2)3)4)		
	@ CL = 5	t_{CK}	3.75	8	ns	1)2)3)4)		
Row Active Time	·	t_{RAS}	45	70000	ns	1)2)3)4)5)		
Row Cycle Time		t_{RC}	60	_	ns	1)2)3)4)		
RAS-CAS-Delay		t_{RCD}	15	_	ns	1)2)3)4)		
Row Precharge Time		t_{RP}	15	_	ns	1)2)3)4)		

¹⁾ Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. Timings are further guaranteed for normal OCD drive strength (EMRS(1) A1 = 0) under the "Reference Load for Timing Measurements".

²⁾ The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS, input reference level is the crosspoint when in differential strobe mode; The input reference level for signals other than CK/CK, DQS / DQS, RDQS / RDQS is defined.



- 3) Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes. During the period before $V_{\rm REF}$ stabilizes, CKE = 0.2 x $V_{\rm DDQ}$ is recognized as low.
- 4) The output timing reference voltage level is $V_{\rm TT}$.
- 5) $t_{\text{RAS.MAX}}$ is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to 9 x t_{REFI} .

		Spe	ed Grade [efinition Sp	eed Bins f	TABLE 41 or DDR2–400B
Speed Grade		DDR2-400B		Unit	Note	
IFX Sort Name	ne		-5			
CAS-RCD-RP latencies			3-3-3		t _{CK}	
Parameter		Symbol	Min.	Max.	_	
Clock Frequency	@ CL = 3	t_{CK}	5	8	ns	1)2)3)4)
	@ CL = 4	t_{CK}	5	8	ns	1)2)3)4)
	@ CL = 5	t_{CK}	5	8	ns	1)2)3)4)
Row Active Time	·	t_{RAS}	40	70000	ns	1)2)3)4)5)
Row Cycle Time		t_{RC}	55	_	ns	1)2)3)4)
RAS-CAS-Delay		t_{RCD}	15	_	ns	1)2)3)4)
Row Precharge Time		t_{RP}	15	_	ns	1)2)3)4)

- 1) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. For other Slew Rates see Timings are further guaranteed for normal OCD drive strength (EMRS(1) A1 = 0) under the "Reference Load for Timing Measurements" according to only.
- 2) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS, input reference level is the crosspoint when in differential strobe mode; The input reference level for signals other than CK/CK, DQS / DQS, RDQS / RDQS is defined in .
- 3) Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes. During the period before $V_{\rm REF}$ stabilizes, CKE = 0.2 x $V_{\rm DDQ}$ is recognized as low.
- 4) The output timing reference voltage level is $V_{\rm TT}$. See for the reference load for timing measurements.
- 5) $t_{RAS.MAX}$ is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to 9 x t_{REFI} .



7.2 AC Timing Parameters

List of Timing Parameters Tables.

- Table 42 "Timing Parameter by Speed Grade DDR2-800" on Page 39
- Table 43 "Timing Parameter by Speed Grade DDR2-667" on Page 42
- Table 44 "Timing Parameter by Speed Grade DDR2-533" on Page 48
- Table 45 "Timing Parameter by Speed Grade DDR2-400" on Page 51

TABLE 42	
Timing Parameter by Speed Grade - DDR2-800	

Parameter	Symbol	DDR2-800	DDR2-800		Note ¹⁾²⁾³⁾⁴⁾⁵⁾⁶⁾⁷⁾	
		Min.	Max.		0)	
DQ output access time from CK / CK	t_{AC}	-400	+400	ps	9)	
DQS output access time from CK / CK	t_{DQSCK}	-350	+350	ps	9)	
Average clock high pulse width	$t_{CH.AVG}$	0.48	0.52	$t_{CK.AVG}$	10)11)	
Average clock low pulse width	$t_{CL.AVG}$	0.48	0.52	$t_{CK.AVG}$	10)11)	
Average clock period	$t_{CK.AVG}$	2500	8000	ps	10)11)	
DQ and DM input setup time	$t_{DS.BASE}$	50	_	ps	12)13)14)	
DQ and DM input hold time	$t_{DH.BASE}$	125		ps	13)14)15)	
Control & address input pulse width for each input	1	0.6	_	$t_{CK.AVG}$		
DQ and DM input pulse width for each input	t_{DIPW}	0.35	_	t _{CK.AVG}		
Data-out high-impedance time from CK / CK	t_{HZ}	_	t _{AC.MAX}	ps	9)16)	
DQS/DQS low-impedance time from CK / CK	$t_{LZ.DQS}$	t _{AC.MIN}	t _{AC.MAX}	ps	9)16)	
DQ low impedance time from CK/CK	$t_{LZ.DQ}$	2 x t _{AC.MIN}	t _{AC.MAX}	ps	9)16)	
DQS-DQ skew for DQS & associated DQ signals	t_{DQSQ}	_	200	ps	17)	
CK half pulse width	t_{HP}	$Min(t_{CH.ABS}, t_{CL.ABS})$	_	ps	18)	
DQ hold skew factor	t_{QHS}	_	300	ps	19)	
DQ/DQS output hold time from DQS	t_{QH}	$t_{HP} - t_{QHS}$	_	ps	20)	
Write command to DQS associated clock edges	WL	RL – 1	1	nCK		
DQS latching rising transition to associated clock edges	t_{DQSS}	- 0.25	+ 0.25	$t_{CK.AVG}$	21)	
DQS input high pulse width	t_{DQSH}	0.35	_	$t_{CK.AVG}$		
DQS input low pulse width	t_{DQSL}	0.35	_	$t_{CK.AVG}$		
DQS falling edge to CK setup time	t_{DSS}	0.2	_	$t_{CK.AVG}$	21)	
DQS falling edge hold time from CK	t_{DSH}	0.2	_	$t_{CK.AVG}$	21)	
Write postamble	t_{WPST}	0.4	0.6	$t_{CK.AVG}$		
Write preamble	t_{WPRE}	0.35	_	$t_{CK.AVG}$		
Address and control input setup time	t _{LS.BASE}	175	_	ps	22)23)	
Address and control input hold time	t _{LH.BASE}	250	_	ps	23)24)	
Read preamble	t_{RPRE}	0.9	1.1	$t_{CK.AVG}$	25)26)	
Read postamble	t_{RPST}	0.4	0.6	$t_{CK.AVG}$	25)27)	
Active to precharge command	t_{RAS}	45	70000	ns	28)	



Parameter	Symbol DDR2-800		00		Note ¹⁾²⁾³⁾⁴⁾⁵⁾⁶⁾⁷⁾	
		Min.	Max.	1	0)	
Active to active command period for 1KB page size products	t_{RRD}	7.5	_	ns	28)	
Active to active command period for 2KB page size products	t_{RRD}	10	_	ns	28)	
Four Activate Window for 1KB page size products	$t_{\sf FAW}$	35	_	ns	28)	
Four Activate Window for 2KB page size products	$t_{\sf FAW}$	45	_	ns	28)	
CAS to CAS command delay	t_{CCD}	2	_	nCK		
Write recovery time	t_{WR}	15	_	ns	28)	
Auto-Precharge write recovery + precharge time	t_{DAL}	WR + t_{nRP}	_	nCK	29)30)	
Internal write to read command delay	t_{WTR}	7.5	_	ns	28)31)	
Internal Read to Precharge command delay	t_{RTP}	7.5	_	ns	28)	
Exit self-refresh to a non-read command	t_{XSNR}	t _{RFC} +10	_	ns	28)	
Exit self-refresh to read command	t_{XSRD}	200	_	nCK		
Exit precharge power-down to any valid command (other than NOP or Deselect)	t_{XP}	2	_	nCK		
Exit power down to read command	t_{XARD}	2	_	nCK		
Exit active power-down mode to read command (slow exit, lower power)	t _{XARDS}	8 – AL	_	nCK		
CKE minimum pulse width (high and low pulse width)	t_{CKE}	3	_	nCK	32)	
ODT turn-on delay	t_{AOND}	2	2	nCK		
ODT turn-on	t_{AON}	t _{AC.MIN}	$t_{AC.MAX} + 0.7$	ns	9)33)	
ODT turn-on (Power down mode)	t _{AONPD}	t _{AC.MIN} + 2	2 x t _{CK.AVG} + t _{AC.MAX} + 1	ns		
ODT turn-off delay	t_{AOFD}	2.5	2.5	nCK		
ODT turn-off	t_{AOF}	t _{AC.MIN}	$t_{AC.MAX} + 0.6$	ns	34)35)	
ODT turn-off (Power down mode)	t_{AOFPD}	t _{AC.MIN} + 2	$2.5 \times t_{\text{CK.AVG}} + t_{\text{AC.MAX}} + 1$	ns		
ODT to power down entry latency	t_{ANPD}	3	_	nCK		
ODT to power down exit latency	t_{AXPD}	8	_	nCK		
Mode register set command cycle time	t_{MRD}	2	<u> </u>	nCK		
MRS command to ODT update delay	t_{MOD}	0	12	ns	28)	
OCD drive mode output delay	t_{OIT}	0	12	ns	28)	
Minimum time clocks remain ON after CKE asynchronously drops LOW	t_{DELAY}	$t_{\rm LS}$ + $t_{\rm CK.AVG}$ + $t_{\rm LH}$	_	ns		

¹⁾ For details and notes see the relevant Qimonda component data sheet 2) $V_{\rm DDQ}$ = 1.8 V ± 0.1V; $V_{\rm DD}$ = 1.8 V ± 0.1 V. See notes ⁵⁾⁶⁾⁷⁾⁸⁾

³⁾ Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.

⁴⁾ Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.

⁵⁾ The CK / CK input reference level (for timing reference to CK / CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS, input reference level is the crosspoint when in differential strobe mode;



- 6) Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes. During the period before $V_{\rm REF}$ stabilizes, CKE = 0.2 x $V_{\rm DDQ}$ is recognized as low.
- 7) The output timing reference voltage level is $V_{\rm TT}$.
- 8) New units, ' t_{CKAVG} ' and 'nCK', are introduced in DDR2–667 and DDR2–800. Unit ' t_{CKAVG} ' represents the actual t_{CKAVG} of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2–400 and DDR2–533, ' t_{CK} ' is used for both concepts. Example: t_{XP} = 2 [nCK] means; if Power Down exit is registered at Tm, an Active command may be registered at Tm + 2, even if (Tm + 2 Tm) is 2 x t_{CKAVG} + $t_{\text{ERR.2PER(Min)}}$.
- 9) When the device is operated with input clock jitter, this parameter needs to be derated by the actual $t_{\text{ERR}(6-10\text{per})}$ of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has $t_{\text{ERR}(6-10\text{PER}),\text{MIN}} = -272$ ps and $t_{\text{ERR}(6-10\text{PER}),\text{MAX}} = +293$ ps, then $t_{\text{DQSCK,MIN}(\text{DERATED})} = t_{\text{DQSCK,MIN}} t_{\text{ERR}(6-10\text{PER}),\text{MAX}} = -400$ ps -293 ps =-693 ps and $t_{\text{DQSCK,MAX}(\text{DERATED})} = t_{\text{DQSCK,MAX}} t_{\text{ERR}(6-10\text{PER}),\text{MIN}} = 400$ ps +272 ps =+672 ps. Similarly, $t_{\text{LZ,DQ}}$ for DDR2–667 derates to $t_{\text{LZ,DQ,MIN}(\text{DERATED})} = -900$ ps -293 ps =-1193 ps and $t_{\text{LZ,DQ,MAX}(\text{DERATED})} = 450$ ps +272 ps =+722 ps. (Caution on the MIN/MAX usage!)
- 10) Input clock jitter spec parameter. These parameters are referred to as 'input clock jitter spec parameters' and these parameters apply to DDR2–667 and DDR2–800 only. The jitter specified is a random jitter meeting a Gaussian distribution.
- 11) These parameters are specified per their average values, however it is understood that the relationship between the average timing and the absolute instantaneous timing holds all the times (min. and max of SPEC values are to be used for calculations).
- 12) Input waveform timing $t_{\rm DS}$ with differential data strobe enabled MR[bit10] = 0, is referenced from the input signal crossing at the $V_{\rm IH,AC}$ level to the differential data strobe crosspoint for a rising signal, and from the input signal crossing at the $V_{\rm IL,AC}$ level to the differential data strobe crosspoint for a falling signal applied to the device under test. DQS, DQS signals must be monotonic between $V_{\rm II,DC,MAX}$ and $V_{\rm ih,DC,MIN}$. See **Figure 9**.
- 13) If $t_{\rm DS}$ or $t_{\rm DH}$ is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed.
- 14) These parameters are measured from a data signal ((L/U)DM, (L/U)DQ0, (L/U)DQ1, etc.) transition edge to its respective data strobe signal ((L/U/R)DQS / DQS) crossing.
- 15) Input waveform timing $t_{\rm DH}$ with differential data strobe enabled MR[bit10] = 0, is referenced from the differential data strobe crosspoint to the input signal crossing at the $V_{\rm IH,DC}$ level for a falling signal and from the differential data strobe crosspoint to the input signal crossing at the $V_{\rm IL,DC}$ level for a rising signal applied to the device under test. DQS, DQS signals must be monotonic between $V_{\rm IL,DC,MAX}$ and $V_{\rm IH,DC,MIN}$. See **Figure 9**.
- 16) $t_{\rm HZ}$ and $t_{\rm LZ}$ transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level which specifies when the device output is no longer driving ($t_{\rm HZ}$), or begins driving ($t_{\rm LZ}$).
- 17) t_{DQSQ} : Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output slew rate mismatch between DQS / \overline{DQS} and associated DQ in any given cycle.
- 18) $t_{\rm HP}$ is the minimum of the absolute half period of the actual input clock. $t_{\rm HP}$ is an input parameter but not an input specification parameter. It is used in conjunction with $t_{\rm QHS}$ to derive the DRAM output timing $t_{\rm QH}$. The value to be used for $t_{\rm QH}$ calculation is determined by the following equation; $t_{\rm HP}$ = MIN ($t_{\rm CLABS}$), where, $t_{\rm CLABS}$ is the minimum of the actual instantaneous clock high time; $t_{\rm CLABS}$ is the minimum of the actual instantaneous clock low time.
- 19) t_{QHS} accounts for: 1) The pulse duration distortion of on-chip clock circuits, which represents how well the actual t_{HP} at the input is transferred to the output; and 2) The worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next transition, both of which are independent of each other, due to data pin skew, output pattern effects, and pchannel to n-channel variation of the output drivers.
- 20) t_{QH} = t_{HP} t_{QHS}, where: t_{HP} is the minimum of the absolute half period of the actual input clock; and t_{QHS} is the specification value under the max column. {The less half-pulse width distortion present, the larger the t_{QH} value is; and the larger the valid data eye will be.} Examples: 1) If the system provides t_{HP} of 1315 ps into a DDR2–667 SDRAM, the DRAM provides t_{QH} of 975 ps minimum. 2) If the system provides t_{HP} of 1420 ps into a DDR2–667 SDRAM, the DRAM provides t_{QH} of 1080 ps minimum.
- 21) These parameters are measured from a data strobe signal ((L/U/R)DQS / DQS) crossing to its respective clock signal (CK / CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. t_{JIT.PER}, t_{JIT.CC}, etc.), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.
- 22) Input waveform timing is referenced from the input signal crossing at the $V_{\rm IH,AC}$ level for a rising signal and $V_{\rm IL,AC}$ for a falling signal applied to the device under test. See **Figure 10**.
- 23) These parameters are measured from a command/address signal (CKE, CS, RAS, CAS, WE, ODT, BA0, A0, A1, etc.) transition edge to its respective clock signal (CK / CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. $t_{\rm JIT,PER}$, $t_{\rm JIT,CC}$, etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not.
- 24) Input waveform timing is referenced from the input signal crossing at the $V_{\rm IL,DC}$ level for a rising signal and $V_{\rm IH,DC}$ for a falling signal applied to the device under test. See **Figure 10**.
- 25) t_{RPST} end point and t_{RPRE} begin point are not referenced to a specific voltage level but specify when the device output is no longer driving (t_{RPST}) , or begins driving (t_{RPSE}) . Figure 8 shows a method to calculate these points when the device is no longer driving (t_{RPST}) , or begins driving (t_{RPSE}) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.



- 26) When the device is operated with input clock jitter, this parameter needs to be derated by the actual $t_{\rm JIT.PER}$ of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has $t_{\rm JIT.PER.MIN} = -72$ ps and $t_{\rm JIT.PER.MAX} = +93$ ps, then $t_{\rm RPRE.MIN(DERATED)} = t_{\rm RPRE.MIN} + t_{\rm JIT.PER.MIN} = 0.9 \times t_{\rm CK.AVG} 72$ ps = +2178 ps and $t_{\rm RPRE.MIN(DERATED)} = t_{\rm RPRE.MAX} + t_{\rm JIT.PER.MIN} = 1.1 \times t_{\rm CK.AVG} + 93$ ps = +2843 ps. (Caution on the MIN/MAX usage!).
- 27) When the device is operated with input clock jitter, this parameter needs to be derated by the actual $t_{\rm JIT,DUTY}$ of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has $t_{\rm JIT,DUTY,MIN} = -72$ ps and $t_{\rm JIT,DUTY,MAX} = +93$ ps, then $t_{\rm RPST,MIN(DERATED)} = t_{\rm RPST,MIN} + t_{\rm JIT,DUTY,MIN} = 0.4 \times t_{\rm CK,AVG} 72$ ps = +928 ps and $t_{\rm RPST,MIN(DERATED)} = t_{\rm RPST,MIN} + t_{\rm JIT,DUTY,MIN} = 0.4 \times t_{\rm CK,AVG} = 0.6 \times t_{\rm CK,AVG} + 93$ ps = +1592 ps. (Caution on the MIN/MAX usage!).
- 28) For these parameters, the DDR2 SDRAM device is characterized and verified to support $t_{nPARAM} = RU\{t_{PARAM} / t_{CK,AVG}\}$, which is in clock cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support $t_{nRP} = RU\{t_{RP} / t_{CK,AVG}\}$, which is in clock cycles, if all input clock jitter specifications are met. This means: For DDR2–667 5–5–5, of which $t_{RP} = 15$ ns, the device will support $t_{nRP} = RU\{t_{RP} / t_{CK,AVG}\} = 5$, i.e. as long as the input clock jitter specifications are met, Precharge command at Tm and Active command at Tm + 5 is valid even if (Tm + 5 Tm) is less than 15 ns due to input clock jitter.
- 29) DAL = WR + RU $\{t_{\rm RP}({\rm ns})/t_{\rm CK}({\rm ns})\}$, where RU stands for round up. WR refers to the tWR parameter stored in the MRS. For $t_{\rm RP}$, if the result of the division is not already an integer, round up to the next highest integer. $t_{\rm CK}$ refers to the application clock period. Example: For DDR2–533 at $t_{\rm CK}$ = 3.75 ns with $t_{\rm WR}$ programmed to 4 clocks. $t_{\rm DAL}$ = 4 + (15 ns / 3.75 ns) clocks = 4 + (4) clocks = 8 clocks.
- 30) $t_{DAL,nCK}$ = WR [nCK] + $t_{nRP,nCK}$ = WR + RU{ t_{RP} [ps] / $t_{CK,AVG}$ [ps] }, where WR is the value programmed in the EMR.
- 31) $t_{\rm WTR}$ is at lease two clocks (2 x $t_{\rm CK}$) independent of operation frequency.
- 32) $t_{\text{CKE.MIN}}$ of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of $t_{\text{IS}} + 2 \times t_{\text{CK}} + t_{\text{IH}}$.
- 33) ODT turn on time min is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when the ODT resistance is fully on. Both are measured from t_{AOND} .
- 34) ODT turn off time min is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from t_{AOFD} .
- 35) When the device is operated with input clock jitter, this parameter needs to be derated by $\{-t_{\rm JIT.DUTY.MAX} t_{\rm ERR(6-10PER).MAX}\}$ and $\{-t_{\rm JIT.DUTY.MIN} t_{\rm ERR(6-10PER).MIN}\}$ of the actual input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has $t_{\rm ERR(6-10PER).MIN} = -272$ ps, $t_{\rm ERR(6-10PER).MAX} = +293$ ps, $t_{\rm JIT.DUTY.MIN} = -106$ ps and $t_{\rm JIT.DUTY.MAX} = +94$ ps, then $t_{\rm AOF.MIN}({\rm DERATED}) = t_{\rm AOF.MIN} + \{-t_{\rm JIT.DUTY.MIN} + \{-t_{\rm JIT.DUTY.MIN}\} = -105$ ps +106 ps +106

TABLE 43 Timing Parameter by Speed Grade - DDR2-667

Timing Parameter by Speed Grade - DDR2							
Parameter	Symbol DDR2-667		Unit	Note ¹⁾²⁾³⁾⁴⁾⁵⁾⁶⁾⁷⁾			
		Min.	Max.		o ,		
DQ output access time from CK / CK	t_{AC}	-450	+450	ps	9)		
DQS output access time from CK / CK	t_{DQSCK}	-400	+400	ps	9)		
Average clock high pulse width	$t_{CH.AVG}$	0.48	0.52	$t_{CK.AVG}$	10)11)		
Average clock low pulse width	$t_{CL.AVG}$	0.48	0.52	$t_{CK.AVG}$	10)11)		
Average clock period	t _{CK.AVG}	3000	8000	ps			
DQ and DM input setup time	$t_{DS.BASE}$	100	_	ps	12)13)14)		
DQ and DM input hold time	$t_{DH.BASE}$	175	_	ps	13)14)15)		
Control & address input pulse width for each input	t_{IPW}	0.6	_	$t_{CK.AVG}$			
DQ and DM input pulse width for each input	t_{DIPW}	0.35	_	$t_{CK.AVG}$			
Data-out high-impedance time from CK / CK	t_{HZ}		t _{AC.MAX}	ps	9)16)		
DQS/DQS low-impedance time from CK / CK	$t_{LZ.DQS}$	$t_{AC.MIN}$	t _{AC.MAX}	ps	9)16)		
DQ low impedance time from CK/CK	$t_{LZ.DQ}$	2 x t _{AC.MIN}	t _{AC.MAX}	ps	9)16)		
DQS-DQ skew for DQS & associated DQ signals	t_{DQSQ}	<u> </u>	240	ps	17)		
CK half pulse width	t_{HP}	$Min(t_{CH.ABS},$	_	ps	18)		
		$t_{CL.ABS})$					



DQ hold skew factor	t_{QHS}	Min.	Max.		٠,	
					8)	
		 	340	ps	19)	
DQ/DQS output hold time from DQS	t_{QH}	$t_{HP} - t_{QHS}$	_	ps	20)	
Write command to DQS associated clock edges	WL	RL-1	l	nCK		
DQS latching rising transition to associated clock edges	t_{DQSS}	- 0.25	+ 0.25	t _{CK.AVG}	21)	
DQS input high pulse width	t_{DQSH}	0.35		$t_{CK.AVG}$		
DQS input low pulse width	t_{DQSL}	0.35	_	$t_{CK.AVG}$		
DQS falling edge to CK setup time	$t_{\rm DSS}$	0.2	_	$t_{CK.AVG}$	21)	
DQS falling edge hold time from CK	t_{DSH}	0.2	_	$t_{CK.AVG}$	21)	
Write postamble	t_{WPST}	0.4	0.6	t _{CK.AVG}		
Write preamble	t_{WPRE}	0.35	_	$t_{CK.AVG}$		
Address and control input setup time	t _{LS.BASE}	200	1_	ps ps	22)23)	
Address and control input hold time	t _{LH.BASE}	275	1_	ps	23)24)	
Read preamble	t_{RPRE}	0.9	1.1	$t_{CK.AVG}$	25)26)	
Read postamble	t_{RPST}	0.4	0.6	$t_{CK.AVG}$	25)27)	
Active to precharge command	t _{RAS}	45	70000	ns	28)	
Active to active command period for 1KB page size products	t_{RRD}	7.5	_	ns	28)	
Active to active command period for 2KB page size products	t_{RRD}	10	_	ns	28)	
Four Activate Window for 1KB page size products	$t_{\sf FAW}$	37.5	_	ns	28)	
Four Activate Window for 2KB page size products		50	_	ns	28)	
CAS to CAS command delay	t_{CCD}	2	_	nCK		
Write recovery time	t_{WR}	15	_	ns	28)	
Auto-Precharge write recovery + precharge time	t_{DAL}	WR + t_{nRP}	_	nCK	29)30)	
Internal write to read command delay	t_{WTR}	7.5	_	ns	28)31)	
Internal Read to Precharge command delay	t_{RTP}	7.5	_	ns	28)	
Exit self-refresh to a non-read command	t_{XSNR}	t _{RFC} +10	_	ns	28)	
Exit self-refresh to read command	t_{XSRD}	200	_	nCK		
Exit precharge power-down to any valid command (other than NOP or Deselect)	t_{XP}	2	_	nCK		
Exit power down to read command	t_{XARD}	2	<u> </u>	nCK		
Exit active power-down mode to read command (slow exit, lower power)	t _{XARDS}	7 – AL	_	nCK		
CKE minimum pulse width (high and low pulse width)	t_{CKE}	3	_	nCK	32)	
ODT turn-on delay	t_{AOND}	2	2	nCK		
ODT turn-on	t_{AON}	t _{AC.MIN}	$t_{AC.MAX} + 0.7$	ns	9)33)	
ODT turn-on (Power down mode)	t_{AONPD}	$t_{\text{AC.MIN}} + 2$	$2 \times t_{\text{CK.AVG}} + t_{\text{AC.MAX}} + 1$	ns		
ODT turn-off delay	t _{AOFD}	2.5	2.5	nCK		



Parameter	Symbol DDR2-667		67 l		Note ¹⁾²⁾³⁾⁴⁾⁵⁾⁶⁾⁷⁾
		Min.	Max.		8)
ODT turn-off	t_{AOF}	t _{AC.MIN}	$t_{AC.MAX} + 0.6$	ns	34)35)
ODT turn-off (Power down mode)	t_{AOFPD}	t _{AC.MIN} + 2	$2.5 \times t_{\text{CK.AVG}} + t_{\text{AC.MAX}} + 1$	ns	
ODT to power down entry latency	t_{ANPD}	3	_	nCK	
ODT to power down exit latency	t_{AXPD}	8	_	nCK	
Mode register set command cycle time	t_{MRD}	2	_	nCK	
MRS command to ODT update delay	t_{MOD}	0	12	ns	28)
OCD drive mode output delay	t_{OIT}	0	12	ns	28)
Minimum time clocks remain ON after CKE asynchronously drops LOW	t_{DELAY}	$t_{\rm LS}$ + $t_{\rm CK.AVG}$ + $t_{\rm LH}$		ns	

- 1) For details and notes see the relevant Qimonda component data sheet
- 2) $V_{\rm DDQ}$ = 1.8 V ± 0.1V; $V_{\rm DD}$ = 1.8 V ± 0.1 V. See notes $^{5)6)7)8)}$
- 3) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 4) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- 5) The CK / CK input reference level (for timing reference to CK / CK) is the point at which CK and CK cross. The DQS / DQS, input reference level is the crosspoint when in differential strobe mode.
- 6) Inputs are not recognized as valid until V_{REF} stabilizes. During the period before V_{REF} stabilizes, CKE = 0.2 x V_{DDQ} is recognized as low.
- 7) The output timing reference voltage level is $V_{\rm TT}$.
- 8) New units, ' $t_{\text{CK,AVG}}$ ' and 'nCK', are introduced in DDR2–667 and DDR2–800. Unit ' $t_{\text{CK,AVG}}$ ' represents the actual $t_{\text{CK,AVG}}$ of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2–400 and DDR2–533, ' t_{CK} ' is used for both concepts. Example: t_{XP} = 2 [nCK] means; if Power Down exit is registered at Tm, an Active command may be registered at Tm + 2, even if (Tm + 2 Tm) is 2 x $t_{\text{CK,AVG}}$ + $t_{\text{ERR,2PER(Min)}}$.
- 9) When the device is operated with input clock jitter, this parameter needs to be derated by the actual $t_{\text{ERR(6-10per)}}$ of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has $t_{\text{ERR(6-10PER).MIN}} = -272$ ps and $t_{\text{ERR(6-10PER).MAX}} = +293$ ps, then $t_{\text{DQSCK.MIN}(\text{DERATED})} = t_{\text{DQSCK.MIN}} t_{\text{ERR(6-10PER).MAX}} = -400$ ps -293 ps =-693 ps and $t_{\text{DQSCK.MAX}(\text{DERATED})} = t_{\text{DQSCK.MAX}} t_{\text{ERR(6-10PER).MIN}} = t_{\text{DQSCK.MIN}} t_{\text{ERR(6-10PER).MIN}} = t_{\text{ER$
- 10) Input clock jitter spec parameter. These parameters are referred to as 'input clock jitter spec parameters' and these parameters apply to DDR2–667 and DDR2–800 only. The jitter specified is a random jitter meeting a Gaussian distribution.
- 11) These parameters are specified per their average values, however it is understood that the relationship between the average timing and the absolute instantaneous timing holds all the times (min. and max of SPEC values are to be used for calculations).
- 12) Input waveform timing $t_{\rm DS}$ with differential data strobe enabled MR[bit10] = 0, is referenced from the input signal crossing at the $V_{\rm IL,AC}$ level to the differential data strobe crosspoint for a rising signal, and from the input signal crossing at the $V_{\rm IL,AC}$ level to the differential data strobe crosspoint for a falling signal applied to the device under test. DQS, DQS signals must be monotonic between $V_{\rm II(DC)MAX}$ and $V_{\rm ih(DC)MIN}$. See **Figure 9**.
- 13) If t_{DS} or t_{DH} is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed.
- 14) These parameters are measured from a data signal ((L/U)DM, (L/U)DQ0, (L/U)DQ1, etc.) transition edge to its respective data strobe signal ((L/U/R)DQS / DQS) crossing.
- 15) Input waveform timing $t_{\rm DH}$ with differential data strobe enabled MR[bit10] = 0, is referenced from the differential data strobe crosspoint to the input signal crossing at the $V_{\rm IL,DC}$ level for a falling signal and from the differential data strobe crosspoint to the input signal crossing at the $V_{\rm IL,DC}$ level for a rising signal applied to the device under test. DQS, DQS signals must be monotonic between $V_{\rm IL,DC,MAX}$ and $V_{\rm IH,DC,MIN}$. See **Figure 9**.
- 16) $t_{\rm HZ}$ and $t_{\rm LZ}$ transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level which specifies when the device output is no longer driving ($t_{\rm HZ}$), or begins driving ($t_{\rm LZ}$).
- 17) t_{DQSQ} : Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output slew rate mismatch between DQS / \overline{DQS} and associated DQ in any given cycle.



- 18) $t_{\rm HP}$ is the minimum of the absolute half period of the actual input clock. $t_{\rm HP}$ is an input parameter but not an input specification parameter. It is used in conjunction with $t_{\rm QHS}$ to derive the DRAM output timing $t_{\rm QH}$. The value to be used for $t_{\rm QH}$ calculation is determined by the following equation; $t_{\rm HP}$ = MIN ($t_{\rm CL,ABS}$), where, $t_{\rm CL,ABS}$ is the minimum of the actual instantaneous clock high time; $t_{\rm CL,ABS}$ is the minimum of the actual instantaneous clock low time.
- 19) t_{QHS} accounts for: 1) The pulse duration distortion of on-chip clock circuits, which represents how well the actual t_{HP} at the input is transferred to the output; and 2) The worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next transition, both of which are independent of each other, due to data pin skew, output pattern effects, and pchannel to n-channel variation of the output drivers.
- 20) $t_{\rm QH} = t_{\rm HP} t_{\rm QHS}$, where: $t_{\rm HP}$ is the minimum of the absolute half period of the actual input clock; and $t_{\rm QHS}$ is the specification value under the max column. {The less half-pulse width distortion present, the larger the $t_{\rm QH}$ value is; and the larger the valid data eye will be.} Examples: 1) If the system provides $t_{\rm HP}$ of 1315 ps into a DDR2–667 SDRAM, the DRAM provides $t_{\rm QH}$ of 975 ps minimum. 2) If the system provides $t_{\rm HP}$ of 1420 ps into a DDR2–667 SDRAM, the DRAM provides $t_{\rm QH}$ of 1080 ps minimum.
- 21) These parameters are measured from a data strobe signal ((L/U/R)DQS / DQS) crossing to its respective clock signal (CK / CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. t_{JIT.PER}, t_{JIT.CC}, etc.), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.
- 22) Input waveform timing is referenced from the input signal crossing at the $V_{\rm IH,AC}$ level for a rising signal and $V_{\rm IL,AC}$ for a falling signal applied to the device under test. See **Figure 10**.
- 23) These parameters are measured from a command/address signal (CKE, CS, RAS, CAS, WE, ODT, BA0, A0, A1, etc.) transition edge to its respective clock signal (CK / CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. $t_{\rm JIT,PER}$, $t_{\rm JIT,CC}$, etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not.
- 24) Input waveform timing is referenced from the input signal crossing at the $V_{\rm IL,DC}$ level for a rising signal and $V_{\rm IH,DC}$ for a falling signal applied to the device under test. See **Figure 10**.
- 25) t_{RPST} end point and t_{RPRE} begin point are not referenced to a specific voltage level but specify when the device output is no longer driving (t_{RPST}) , or begins driving (t_{RPSE}) . Figure 8 shows a method to calculate these points when the device is no longer driving (t_{RPST}) , or begins driving (t_{RPSE}) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.
- 26) When the device is operated with input clock jitter, this parameter needs to be derated by the actual $t_{\rm JIT,PER}$ of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has $t_{\rm JIT,PER,MIN} = -72$ ps and $t_{\rm JIT,PER,MAX} = +93$ ps, then $t_{\rm RPRE,MIN(DERATED)} = t_{\rm RPRE,MIN} + t_{\rm JIT,PER,MIN} = 0.9$ x $t_{\rm CK,AVG} 72$ ps = +2178 ps and $t_{\rm RPRE,MAX(DERATED)} = t_{\rm RPRE,MAX} + t_{\rm JIT,PER,MAX} = 1.1$ x $t_{\rm CK,AVG} + 93$ ps = +2843 ps. (Caution on the MIN/MAX usage!).
- 27) When the device is operated with input clock jitter, this parameter needs to be derated by the actual $t_{\rm JIT.DUTY}$ of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has $t_{\rm JIT.DUTY.MIN} = -72$ ps and $t_{\rm JIT.DUTY.MAX} = +93$ ps, then $t_{\rm RPST.MIN(DERATED)} = t_{\rm RPST.MIN} + t_{\rm JIT.DUTY.MIN} = 0.4 \times t_{\rm CK.AVG} 72$ ps = +928 ps and $t_{\rm RPST.MAX(DERATED)} = t_{\rm RPST.MAX} + t_{\rm JIT.DUTY.MAX} = 0.6 \times t_{\rm CK.AVG} + 93$ ps = + 1592 ps. (Caution on the MIN/MAX usage!).
- 28) For these parameters, the DDR2 SDRAM device is characterized and verified to support $t_{nPARAM} = RU\{t_{PARAM} / t_{CK,AVG}\}$, which is in clock cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support $t_{nRP} = RU\{t_{RP} / t_{CK,AVG}\}$, which is in clock cycles, if all input clock jitter specifications are met. This means: For DDR2–667 5–5–5, of which $t_{RP} = 15$ ns, the device will support $t_{nRP} = RU\{t_{RP} / t_{CK,AVG}\} = 5$, i.e. as long as the input clock jitter specifications are met, Precharge command at Tm and Active command at Tm + 5 is valid even if (Tm + 5 Tm) is less than 15 ns due to input clock jitter.
- 29) DAL = WR + RU $\{t_{RP}(ns) / t_{CK}(ns)\}$, where RU stands for round up. WR refers to the tWR parameter stored in the MRS. For t_{RP} , if the result of the division is not already an integer, round up to the next highest integer. t_{CK} refers to the application clock period. Example: For DDR2–533 at t_{CK} = 3.75 ns with t_{WR} programmed to 4 clocks. t_{DAL} = 4 + (15 ns / 3.75 ns) clocks = 4 + (4) clocks = 8 clocks.
- 30) $t_{DAL,nCK}$ = WR [nCK] + $t_{nRP,nCK}$ = WR + RU{ t_{RP} [ps] / $t_{CK,AVG}$ [ps] }, where WR is the value programmed in the EMR.
- 31) $t_{\rm WTR}$ is at lease two clocks (2 x $t_{\rm CK}$) independent of operation frequency.
- 32) $t_{\text{CKE,MIN}}$ of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of $t_{\text{IS}} + 2 \times t_{\text{CK}} + t_{\text{IH}}$.
- 33) ODT turn on time min is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when the ODT resistance is fully on. Both are measured from t_{AOND} .
- 34) ODT turn off time min is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from t_{AOFD}.
- 35) When the device is operated with input clock jitter, this parameter needs to be derated by $\{-t_{\rm JIT,DUTY,MAX} t_{\rm ERR(6-10PER),MAX}\}$ and $\{-t_{\rm JIT,DUTY,MIN} t_{\rm ERR(6-10PER),MIN}\}$ of the actual input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has $t_{\rm ERR(6-10PER),MIN} = -272$ ps, $t_{\rm ERR(6-10PER),MAX} = +293$ ps, $t_{\rm JIT,DUTY,MIN} = -106$ ps and $t_{\rm JIT,DUTY,MAX} = +94$ ps, then $t_{\rm AOF,MIN(DERATED)} = t_{\rm AOF,MIN} + \{-t_{\rm JIT,DUTY,MAX} t_{\rm ERR(6-10PER),MAX}\} = -450$ ps $+\{-94$ ps -293 ps $+\{-94$ ps -293 ps $+\{-94$ ps -293 ps $+\{-94$ ps-293 ps $+\{-94$ ps



FIGURE 8

Method for calculating transitions and endpoint




FIGURE 9

Differential input waveform timing - $t_{\rm DS}$ and $t_{\rm DS}$






FIGURE 10






TABLE 44

	T	Timing Par	rameter by Sp	eed Grade	
Parameter	Symbol	DDR2-533		Unit	Note ¹⁾²⁾³⁾⁴⁾⁵⁾
		Min.	Max.		
DQ output access time from CK / CK	t_{AC}	-500	+500	ps	
CAS A to CAS B command period	t_{CCD}	2	_	t_{CK}	
CK, CK high-level width	t_{CH}	0.45	0.55	t_{CK}	
CKE minimum high and low pulse width	t_{CKE}	3	_	t_{CK}	
CK, CK low-level width	t_{CL}	0.45	0.55	t_{CK}	
Auto-Precharge write recovery + precharge time	t_{DAL}	$WR + t_{RP}$	_	t_{CK}	8)18)
Minimum time clocks remain ON after CKE asynchronously drops LOW	t _{DELAY}	$t_{\rm IS}$ + $t_{\rm CK}$ + $t_{\rm IH}$	_	ns	9)
DQ and DM input hold time (differential data strobe)	t _{DH} (base)	225	_	ps	10)
DQ and DM input hold time (single ended data strobe)	t _{DH1} (base)	-25	_	ps	11)
DQ and DM input pulse width (each input)	t_{DIPW}	0.35	_	t_{CK}	
DQS output access time from CK / CK	t_{DQSCK}	-450	+450	ps	
DQS input low (high) pulse width (write cycle)	$t_{DQSL,H}$	0.35	_	t_{CK}	
DQS-DQ skew (for DQS & associated DQ signals)	t_{DQSQ}	_	300	ps	11)
Write command to 1st DQS latching transition	t_{DQSS}	- 0.25	+ 0.25	t_{CK}	
DQ and DM input setup time (differential data strobe)	$t_{\rm DS}({\sf base})$	100	_	ps	11)
DQ and DM input setup time (single ended data strobe)	t _{DS1} (base)	-25	_	ps	11)
DQS falling edge hold time from CK (write cycle)	t _{DSH}	0.2	_	t_{CK}	
DQS falling edge to CK setup time (write cycle)	t_{DSS}	0.2	_	t_{CK}	
Four Activate Window period	$t_{\sf FAW}$	37.5	_	ns	
		50	_	ns	13)
Clock half period	t_{HP}	MIN. (t_{CL}, t_{CH})			12)
Data-out high-impedance time from CK / CK	t_{HZ}	_	$t_{AC.MAX}$	ps	13)
Address and control input hold time	t _{IH} (base)	375	_	ps	11)
Address and control input pulse width (each input)	t_{IPW}	0.6	_	t_{CK}	
Address and control input setup time	$t_{\rm IS}({\sf base})$	250	_	ps	11)
DQ low-impedance time from CK / CK	$t_{LZ(DQ)}$	$2 \times t_{AC.MIN}$	t _{AC.MAX}	ps	14)
DQS low-impedance from CK / CK	$t_{\rm LZ(DQS)}$	t _{AC.MIN}	$t_{AC.MAX}$	ps	14)
Mode register set command cycle time	t_{MRD}	2	_	t_{CK}	
OCD drive mode output delay	t_{OIT}	0	12	ns	
Data output hold time from DQS	t_{QH}	$t_{HP} - t_{QHS}$	_		



Parameter	Symbol	DDR2-533	33 Unit		Note ¹⁾²⁾³⁾⁴⁾⁵⁾
		Min.	Max.		6)7)
Data hold skew factor	t_{QHS}	_	400	ps	
Average periodic refresh Interval	t_{REFI}	_	7.8	μs	14)15)
		_	3.9	μS	16)18)
Auto-Refresh to Active/Auto-Refresh command period	t_{RFC}	105	_	ns	17)
Precharge-All (4 banks) command period	t_{RP}	t_{RP} + 1 t_{CK}	_	ns	
Precharge-All (8 banks) command period	t_{RP}	15 + 1tCK	_	ns	
Read preamble	t_{RPRE}	0.9	1.1	t_{CK}	14)
Read postamble	t_{RPST}	0.40	0.60	t_{CK}	14)
Active bank A to Active bank B command	t_{RRD}	7.5	_	ns	14)18)
period		10	_	ns	16)20)
Internal Read to Precharge command delay	t_{RTP}	7.5	<u> </u>	ns	
Write preamble	t_{WPRE}	0.25 x t _{CK}	<u> </u>	t_{CK}	
Write postamble	t_{WPST}	0.40	0.60	t_{CK}	19)
Write recovery time for write without Auto- Precharge	t_{WR}	15	_	ns	
Write recovery time for write with Auto- Precharge	WR	$t_{\rm WR}/t_{\rm CK}$	_	t_{CK}	20)
Internal Write to Read command delay	t_{WTR}	7.5	_	ns	21)
Exit power down to any valid command (other than NOP or Deselect)	t_{XARD}	2	_	t_{CK}	22)
Exit active power-down mode to Read command (slow exit, lower power)	t _{XARDS}	6 – AL	_	t _{CK}	22)
Exit precharge power-down to any valid command (other than NOP or Deselect)	t_{XP}	2	_	t_{CK}	
Exit Self-Refresh to non-Read command	t _{XSNR}	t _{RFC} +10		ns	
Exit Self-Refresh to Read command	t _{XSRD}	200	_	t_{CK}	

- 1) For details and notes see the relevant Qimonda component data sheet
- 2) $V_{\rm DDQ}$ = 1.8 V \pm 0.1 V; $V_{\rm DD}$ = 1.8 V \pm 0.1 V. See notes $^{5)6)7)8)$
- 3) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 4) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- 5) The CK / CK input reference level (for timing reference to CK / CK) is the point at which CK and CK cross. The DQS / DQS, RDQS/ RDQS, input reference level is the crosspoint when in differential strobe mode.
- 6) Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes. During the period before $V_{\rm REF}$ stabilizes, CKE = 0.2 x $V_{\rm DDQ}$ is recognized as low.
- 7) The output timing reference voltage level is $V_{\rm TT}$.
- 8) For each of the terms, if not already an integer, round to the next highest integer. t_{CK} refers to the application clock period. WR refers to the WR parameter stored in the MR.
- 9) The clock frequency is allowed to change during self-refresh mode or precharge power-down mode.
- 10) For timing definition, refer to the Component data sheet.
- 11) Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output Slew Rate mis-match between DQS / DQS and associated DQ in any given cycle.
- 12) MIN (t_{CL} , t_{CH}) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for t_{CL} and t_{CH}).



- 13) The $t_{\rm HZ}$, $t_{\rm RPST}$ and $t_{\rm LZ}$, $t_{\rm RPRE}$ parameters are referenced to a specific voltage level, which specify when the device output is no longer driving $(t_{\rm HZ}, t_{\rm RPST})$, or begins driving $(t_{\rm LZ}, t_{\rm RPRE})$. $t_{\rm HZ}$ and $t_{\rm LZ}$ transitions occur in the same access time windows as valid data transitions. These parameters are verified by design and characterization, but not subject to production test.
- 14) The Auto-Refresh command interval has be reduced to 3.9 μs when operating the DDR2 DRAM in a temperature range between 85 °C and 95 °C.
- 15) 0 °C $\leq T_{\text{CASE}} \leq$ 85 °C
- 16) 85 °C $< T_{\text{CASE}} \le$ 95 °C
- 17) A maximum of eight Auto-Refresh commands can be posted to any given DDR2 SDRAM device.
- 18) The t_{RRD} timing parameter depends on the page size of the DRAM organization. See.
- 19) The maximum limit for the t_{WPST} parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- 20) WR must be programmed to fulfill the minimum requirement for the t_{WR} timing parameter, where $WR_{\text{MIN}}[\text{cycles}] = t_{\text{WR}}(\text{ns})/t_{\text{CK}}(\text{ns})$ rounded up to the next integer value. $t_{\text{DAL}} = \text{WR} + (t_{\text{RP}}/t_{\text{CK}})$. For each of the terms, if not already an integer, round to the next highest integer. t_{CK} refers to the application clock period. WR refers to the WR parameter stored in the MRS.
- 21) Minimum $t_{\rm WTR}$ is two clocks when operating the DDR2-SDRAM at frequencies \leq 200 MHz.
- 22) User can choose two different active power-down modes for additional power saving via MRS address bit A12. In "standard active power-down mode" (MR, A12 = "0") a fast power-down exit timing t_{XARD} can be used. In "low active power-down mode" (MR, A12 ="1") a slow power-down exit timing t_{XARD} has to be satisfied.



TABLE 45

Parameter	Symbol	DDR2-400		Unit	Note ¹⁾²⁾³⁾⁴⁾⁵⁾	
		Min.	Max.		6)7)	
DQ output access time from CK / CK	t_{AC}	-600	+600	ps		
CAS A to CAS B command period	t_{CCD}	2	_	t_{CK}		
CK, CK high-level width	t_{CH}	0.45	0.55	t_{CK}		
CKE minimum high and low pulse width	t_{CKE}	3	_	t_{CK}		
CK, CK low-level width	t_{CL}	0.45	0.55	t_{CK}		
Auto-Precharge write recovery + precharge time	t_{DAL}	WR + t _{RP}	_	t _{CK}	8)22)	
Minimum time clocks remain ON after CKE asynchronously drops LOW	t _{DELAY}	$t_{\rm IS}$ + $t_{\rm CK}$ + $t_{\rm IH}$	_	ns	9)	
DQ and DM input hold time (differential data strobe)	$t_{\mathrm{DH}}(\mathrm{base})$	275	_	ps	10)	
DQ and DM input hold time (single ended data strobe)	t _{DH1} (base)	-25	_	ps	11)	
DQ and DM input pulse width (each input)	t_{DIPW}	0.35		t_{CK}		
DQS output access time from CK / CK	t_{DQSCK}	-500	+500	ps		
DQS input low (high) pulse width (write cycle)	$t_{DQSL,H}$	0.35	_	t_{CK}		
DQS-DQ skew (for DQS & associated DQ signals)	t_{DQSQ}	_	350	ps	11)	
Write command to 1st DQS latching transition	t_{DQSS}	- 0.25	+ 0.25	t_{CK}		
DQ and DM input setup time (differential data strobe)	t _{DS} (base)	150	_	ps	11)	
DQ and DM input setup time (single ended data strobe)	t _{DS1} (base)	-25	_	ps	11)	
DQS falling edge hold time from CK (write cycle)	t _{DSH}	0.2	_	t _{CK}		
DQS falling edge to CK setup time (write cycle)	t_{DSS}	0.2	_	t_{CK}		
Four Activate Window period	$t_{\sf FAW}$	37.5		ns		
		50		ns	13)	
Clock half period	t_{HP}	MIN. (t_{CL}, t_{CH})			12)	
Data-out high-impedance time from CK / CK	t_{HZ}	_	$t_{AC.MAX}$	ps	13)	
Address and control input hold time	t _{IH} (base)	475		ps	11)	
Address and control input pulse width (each input)	t_{IPW}	0.6	_	t_{CK}		
Address and control input setup time	$t_{\rm IS}({\sf base})$	350		ps	11)	
DQ low-impedance time from CK / CK	$t_{LZ(DQ)}$	$2 \times t_{AC.MIN}$	t _{AC.MAX}	ps	14)	
DQS low-impedance from CK / CK	$t_{\rm LZ(DQS)}$	t _{AC.MIN}	t _{AC.MAX}	ps	14)	
Mode register set command cycle time	t_{MRD}	2		t_{CK}		
OCD drive mode output delay	t_{OIT}	0	12	ns		
Data output hold time from DQS	t_{QH}	$t_{HP} - t_{QHS}$	_			



Parameter	Symbol	DDR2-400		Unit	Note ¹⁾²⁾³⁾⁴⁾⁵⁾	
		Min.	Max.		6)7)	
Data hold skew factor	t_{QHS}	_	450	ps		
Average periodic refresh Interval	t_{REFI}	_	7.8	μS	14)15)	
		_	3.9	μS	16)18)	
Auto-Refresh to Active/Auto-Refresh command period		105	_	ns	17)	
Precharge-All (4 banks) command period	t_{RP}	$t_{\rm RP}$ + 1 $t_{\rm CK}$	_	ns		
Precharge-All (8 banks) command period	t_{RP}	15 + 1t _{CK}	_	ns		
Read preamble	t_{RPRE}	0.9	1.1	t_{CK}	14)	
Read postamble	t_{RPST}	0.40	0.60	t_{CK}	14)	
Active bank A to Active bank B command	t_{RRD}	7.5	_	ns	14)18)	
period		10	_	ns	16)20)	
Internal Read to Precharge command delay	t_{RTP}	7.5	_	ns		
Write preamble	t_{WPRE}	0.25 x t _{CK}	_	t_{CK}		
Write postamble	t_{WPST}	0.40	0.60	t_{CK}	19)	
Write recovery time for write without Auto- Precharge	t_{WR}	15	_	ns		
Write recovery time for write with Auto- Precharge	WR	$t_{\rm WR}/t_{\rm CK}$	_	t_{CK}	20)	
Internal Write to Read command delay	$t_{ m WTR}$	10	_	ns	21)	
Exit power down to any valid command (other than NOP or Deselect)	t_{XARD}	2	_	t_{CK}	22)	
Exit active power-down mode to Read command (slow exit, lower power)	t _{XARDS}	6 – AL	_	t_{CK}	22)	
Exit precharge power-down to any valid command (other than NOP or Deselect)	t_{XP}	2		t_{CK}		
Exit Self-Refresh to non-Read command	t _{XSNR}	t _{RFC} +10	_	ns		
Exit Self-Refresh to Read command	t_{XSRD}	200	_	t_{CK}		

- 1) For details and notes see the relevant Qimonda component data sheet
- 2) $V_{\rm DDQ}$ = 1.8 V \pm 0.1 V; $V_{\rm DD}$ = 1.8 V \pm 0.1 V. See notes $^{5)6)7)8)}$
- 3) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 4) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- 5) The CK / CK input reference level (for timing reference to CK / CK) is the point at which CK and CK cross. The DQS / DQS, RDQS/ RDQS, input reference level is the crosspoint when in differential strobe mode.
- 6) Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes. During the period before $V_{\rm REF}$ stabilizes, CKE = 0.2 x $V_{\rm DDQ}$ is recognized as low.
- 7) The output timing reference voltage level is $V_{\rm TT}$.
- 8) For each of the terms, if not already an integer, round to the next highest integer. t_{CK} refers to the application clock period. WR refers to the WR parameter stored in the MR.
- 9) The clock frequency is allowed to change during self-refresh mode or precharge power-down mode.
- 10) For timing definition, refer to the Component data sheet.
- 11) Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output Slew Rate mis-match between DQS / DQS and associated DQ in any given cycle.
- 12) MIN (t_{CL} , t_{CH}) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for t_{CL} and t_{CH}).



- 13) The $t_{\rm HZ}$, $t_{\rm RPST}$ and $t_{\rm LZ}$, $t_{\rm RPRE}$ parameters are referenced to a specific voltage level, which specify when the device output is no longer driving $(t_{\rm HZ}, t_{\rm RPST})$, or begins driving $(t_{\rm LZ}, t_{\rm RPRE})$. $t_{\rm HZ}$ and $t_{\rm LZ}$ transitions occur in the same access time windows as valid data transitions. These parameters are verified by design and characterization, but not subject to production test.
- 14) The Auto-Refresh command interval has be reduced to 3.9 μs when operating the DDR2 DRAM in a temperature range between 85 °C and 95 °C.
- 15) 0 °C $\leq T_{\text{CASE}} \leq$ 85 °C
- 16) 85 °C $< T_{\text{CASE}} \le$ 95 °C
- 17) A maximum of eight Auto-Refresh commands can be posted to any given DDR2 SDRAM device.
- 18) The $t_{\rm RRD}$ timing parameter depends on the page size of the DRAM organization. See .
- 19) The maximum limit for the t_{WPST} parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- 20) WR must be programmed to fulfill the minimum requirement for the t_{WR} timing parameter, where $WR_{\text{MIN}}[\text{cycles}] = t_{\text{WR}}(\text{ns})/t_{\text{CK}}(\text{ns})$ rounded up to the next integer value. $t_{\text{DAL}} = \text{WR} + (t_{\text{RP}}/t_{\text{CK}})$. For each of the terms, if not already an integer, round to the next highest integer. t_{CK} refers to the application clock period. WR refers to the WR parameter stored in the MRS.
- 21) Minimum $t_{\rm WTR}$ is two clocks when operating the DDR2-SDRAM at frequencies \leq 200 MHz.
- 22) User can choose two different active power-down modes for additional power saving via MRS address bit A12. In "standard active power-down mode" (MR, A12 = "0") a fast power-down exit timing t_{XARD} can be used. In "low active power-down mode" (MR, A12 ="1") a slow power-down exit timing t_{XARD} has to be satisfied.



7.3 ODT AC Electrical Characteristics

This chapter contains the ODT AC electrical characteristic tables.

TABLE 46

OT AC Characteristics and Operating Conditions for DDR2-667 & DDR2-800

	ODT AC Characteristics and Operating Conditions for DDR2-667 & DDR2-800								
Symbol	Parameter / Condition	Values	Values						
		Min.	Max.						
t _{AOND}	ODT turn-on delay	2	2	t _{CK}					
t _{AON}	ODT turn-on	t _{AC.MIN}	$t_{AC.MAX}$ + 0.7 ns	ns	1)				
t_{AONPD}	ODT turn-on (Power-Down Modes)	$t_{AC.MIN}$ + 2 ns	2 t _{CK +} t _{AC.MAX} + 1 ns	ns					
t_{AOFD}	ODT turn-off delay	2.5	2.5	t_{CK}					
t_{AOF}	ODT turn-off	t _{AC.MIN}	$t_{AC.MAX}$ + 0.6 ns	ns	2)				
t_{AOFPD}	ODT turn-off (Power-Down Modes)	$t_{AC.MIN}$ + 2 ns	2.5 t _{CK +} t _{AC.MAX} + 1 ns	ns					
t _{ANPD}	ODT to Power Down Mode Entry Latency	3	_	t _{CK}					
t_{AXPD}	ODT Power Down Exit Latency	8	_	t _{CK}					

¹⁾ ODT turn on time min. is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when the ODT resistance is fully on. Both are measure from t_{AOND} .

²⁾ ODT turn off time min. is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from t_{AOFD} .

			TABLE 47
ODT AC Characteristics	and Operating	Conditions for DDF	R2-533 & DDR2-400

Symbol	Parameter / Condition	Values	Values		
		Min.	Max.	_	
t_{AOND}	ODT turn-on delay	2	2	t _{CK}	
t_{AON}	ODT turn-on	t _{AC.MIN}	t _{AC.MAX} + 1 ns	ns	1)
t_{AONPD}	ODT turn-on (Power-Down Modes)	$t_{\rm AC.MIN}$ + 2 ns	2 t _{CK +} t _{AC.MAX} + 1 ns	ns	
t_{AOFD}	ODT turn-off delay	2.5	2.5	t _{CK}	
t_{AOF}	ODT turn-off	t _{AC.MIN}	$t_{AC.MAX}$ + 0.6 ns	ns	2)
t_{AOFPD}	ODT turn-off (Power-Down Modes)	$t_{\rm AC.MIN}$ + 2 ns	2.5 t _{CK +} t _{AC.MAX} + 1 ns	ns	
t_{ANPD}	ODT to Power Down Mode Entry Latency	3	<u> </u>	t _{CK}	
t_{AXPD}	ODT Power Down Exit Latency	8	_	t _{CK}	

¹⁾ ODT turn on time min. is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when the ODT resistance is fully on. Both are measure from t_{AOND} .

²⁾ ODT turn off time min. is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from t_{AOFD} .



8 Package Dimensions

This chapter contains the Package Dimension tables.







FIGURE 12 Package Outline P-TFBGA-84





9 Product Nomenclature

For reference the Qimonda SDRAM component nomenclature is enclosed in this chapter.

										TAB	LE 48
							Nom	enclatu	re Fields	and Ex	amples
Example for	Field No	Field Number									
	1	2	3	4	5	6	7	8	9	10	11
DDR2 DRAM	HYB	18	TC	512	16		0	Α	С	-3.7	

			TABLE 49
			DDR2 Memory Components
Field	Description	Values	Coding
1	QIMONDA Component Prefix	НҮВ	Constant
2	Interface Voltage [V]	18	SSTL_18
3	DRAM Technology, consumer variant	TC	DDR2
4	Component Density [Mbit]	256	256 M
		512	512 M
		1G	1 Gb
5+6	Number of I/Os	40	x4
		80	x8
		16	x16
7	Product Variations	09	look up table
8	Die Revision	A	First
		В	Second
9	Package,	С	FBGA, lead-containing
	Lead-Free Status	F	FBGA, lead-free
10	Speed Grade	-2.5	DDR2-800 6-6-6
		-3	DDR2-667 4-4-4
		-3 S	DDR2-667 5-5-5
		-3.7	DDR2-533 4-4-4
		- 5	DDR2-400 3-3-3
11	N/A for Components		



List of Figures

Figure 1	Pin Configuration for ×4 components, PG-TFBGA-60 (top view)	12
Figure 2	Pin Configuration for ×8 components, PG-TFBGA-60-24	13
Figure 3	Pin Configuration for ×16 components, PG-TFBGA-84-8	14
Figure 4	Single-ended AC Input Test Conditions Diagram	28
Figure 5	Differential DC and AC Input and Output Logic Levels Diagram	29
Figure 6	AC Overshoot / Undershoot Diagram for Address and Control Pins	3′
Figure 7	AC Overshoot / Undershoot Diagram for Clock, Data, Strobe and Mask Pins	32
Figure 8	Method for calculating transitions and endpoint	46
Figure 9	Differential input waveform timing - $t_{\rm DS}$ and $t_{\rm DS}$	46
Figure 10	Differential input waveform timing - $t_{\rm IS}$ and $t_{\rm IH}$	47
Figure 11	Package Outline PG-TFBGA-60	5
Figure 12	Package Outline P-TFBGA-84	56



List of Tables

Table 1	Performance tables for –2.5	
Table 2	Performance table for –3(S)	
Table 3	Performance table for –3.7	
Table 4	Performance table for –5	
Table 5	Ordering Information for RoHS compliant products	
Table 6	Pin Configuration of DDR2 SDRAM	7
Table 7	Abbreviations for Pin Type	11
Table 8	Abbreviations for Buffer Type	11
Table 9	DDR2 Addressing for ×8 Organization	15
Table 10	DDR2 Addressing for ×16 Organization	
Table 11	Mode Register Definition (BA[2:0] = 000B)	16
Table 12	Extended Mode Register Definition (BA[2:0] = 001B)	
Table 13	EMRS(2) Programming Extended Mode register Definition (BA[2:0]=010 _B)	
Table 14	EMR(3) Programming Extended Mode Register Definition (BA[2:0]=010 _B)	21
Table 15	ODT Truth Table	
Table 16	Burst Length and Sequence	
Table 17	Clock Enable (CKE) Truth Table for Synchronous Transitions	
Table 18	Command Truth Table	
Table 19	Data Mask (DM) Truth Table	
Table 20	Absolute Maximum Ratings	
Table 21	DRAM Component Operating Temperature Range	
Table 22	Recommended DC Operating Conditions (SSTL_18)	
Table 23	ODT DC Electrical Characteristics	
Table 24	Input and Output Leakage Currents	
Table 25	DC & AC Logic Input Levels for DDR2-667 and DDR2-800	
Table 26	DC & AC Logic Input Levels for DDR2-533 and DDR2-400	
Table 27	Single-ended AC Input Test Conditions	
Table 28	Differential DC and AC Input and Output Logic Levels	
Table 29	SSTL_18 Output DC Current Drive.	
Table 30	SSTL_18 Output AC Test Conditions	
Table 31	OCD Default Characteristics	
Table 32	Input / Output Capacitance	
Table 33	AC Overshoot / Undershoot Specification for Address and Control Pins	
Table 34	AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask Pins	
Table 35	I _{DD} Measurement Conditions	
Table 36	Definition for I _{DD}	
Table 37	I _{DD} Specification for HYB18T512xxxBF	
Table 38	Speed Grade Definition Speed Bins for DDR2–800E	
Table 39	Speed Grade Definition Speed Bins for DDR2–667	
Table 40	Speed Grade Definition Speed Bins for DDR2–533C	
Table 41	Speed Grade Definition Speed Bins for DDR2–400B.	
Table 42	Timing Parameter by Speed Grade - DDR2-800	
Table 43	Timing Parameter by Speed Grade - DDR2-667	
Table 44	Timing Parameter by Speed Grade - DDR2–533	
Table 45	Timing Parameter by Speed Grade - DDR2-400	
Table 46	ODT AC Characteristics and Operating Conditions for DDR2-667 & DDR2-800	
Table 47	ODT AC Characteristics and Operating Conditions for DDR2-533 & DDR2-400	
Table 48	Nomenclature Fields and Examples	
Table 49	DDR2 Memory Components	57



Table of Contents

1	Overview	
1.1 1.2	Features Description	
2	Pin Configuration	
2 .1	CPin Configuration for TFBGA–60 TFBGA–84	
2.2	512 Mbit DDR2 Addressing	
3	Functional Description	16
4	Truth Tables	23
5	Electrical Characteristics	25
5.1	Absolute Maximum Ratings	25
5.2	DC Characteristics	26
5.3	DC & AC Characteristics	
5.4	Output Buffer Characteristics	
5.5	Input / Output Capacitance	
5.6	Overshoot and Undershoot Specification	
6	Specifications and Conditions	33
7	Timing Characteristics	36
7.1	Speed Grade Definitions	
7.2	AC Timing Parameters	
7.3	ODT AC Electrical Characteristics	54
8	Package Dimensions	55
9	Product Nomenclature	57
	List of Figures	58
	List of Tables	59
	Table of Contents	60



Edition 2006-09 Published by Qimonda AG Gustav-Heinemann-Ring 212 D-81739 München, Germany © Qimonda AG 2006. All Rights Reserved.

Legal Disclaimer

The information given in this Internet Data Sheet shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Qimonda hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Qimonda Office.

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Qimonda Office.

Qimonda Components may only be used in life-support devices or systems with the express written approval of Qimonda, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.