


# IRL3502PbF

HEXFET® Power MOSFET


- Advanced Process Technology
- Optimized for 4.5V-7.0V Gate Drive
- Ideal for CPU Core DC-DC Converters
- Fast Switching
- Lead-Free



## Description

These HEXFET Power MOSFETs were designed specifically to meet the demands of CPU core DC-DC converters in the PC environment. Advanced processing techniques combined with an optimized gate oxide design results in a die sized specifically to offer maximum efficiency at minimum cost.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 watts. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.



## Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 5.0\text{V}$	110 <sup>Ⓢ</sup>	A
$I_D @ T_C = 100^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 5.0\text{V}$	67	
$I_{DM}$	Pulsed Drain Current <sup>①</sup>	420	
$P_D @ T_C = 25^\circ\text{C}$	Power Dissipation	140	W
	Linear Derating Factor	1.1	W/°C
$V_{GS}$	Gate-to-Source Voltage	$\pm 10$	V
$V_{GSM}$	Gate-to-Source Voltage (Start Up Transient, $t_p = 100\mu\text{s}$ )	14	V
$E_{AS}$	Single Pulse Avalanche Energy <sup>②</sup>	390	mJ
$I_{AR}$	Avalanche Current <sup>①</sup>	64	A
$E_{AR}$	Repetitive Avalanche Energy <sup>①</sup>	14	mJ
$dv/dt$	Peak Diode Recovery $dv/dt$ <sup>③</sup>	5.0	V/ns
$T_J$	Operating Junction and	-55 to + 150	°C
$T_{STG}$	Storage Temperature Range		
	Soldering Temperature, for 10 seconds		
	Mounting torque, 6-32 or M3 screw	10 lbf•in (1.1N•m)	


## Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	---	0.89	°C/W
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	0.50	---	
$R_{\theta JA}$	Junction-to-Ambient	---	62	

# IRL3502PbF

International  
**IR** Rectifier

## Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)


	Parameter	Min.	Typ.	Max.	Units	Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	20	—	—	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA
ΔV <sub>(BR)DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp. Coefficient	—	0.019	—	V/°C	Reference to 25°C, I <sub>D</sub> = 1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance	—	—	0.008	Ω	V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 64A ④
		—	—	0.007		V <sub>GS</sub> = 7.0V, I <sub>D</sub> = 64A ④
V <sub>GS(th)</sub>	Gate Threshold Voltage	0.70	—	—	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA
g <sub>fs</sub>	Forward Transconductance	77	—	—	S	V <sub>DS</sub> = 10V, I <sub>D</sub> = 64A
I <sub>DSS</sub>	Drain-to-Source Leakage Current	—	—	25	μA	V <sub>DS</sub> = 20V, V <sub>GS</sub> = 0V
		—	—	250		V <sub>DS</sub> = 10V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 150°C
I <sub>GSS</sub>	Gate-to-Source Forward Leakage	—	—	100	nA	V <sub>GS</sub> = -10V
	Gate-to-Source Reverse Leakage	—	—	-100		V <sub>GS</sub> = 10V
Q <sub>g</sub>	Total Gate Charge	—	—	110	nC	I <sub>D</sub> = 64A
Q <sub>gs</sub>	Gate-to-Source Charge	—	—	27		V <sub>DS</sub> = 16V
Q <sub>gd</sub>	Gate-to-Drain ("Miller") Charge	—	—	39		V <sub>GS</sub> = 4.5V, See Fig. 6 ④
t <sub>d(on)</sub>	Turn-On Delay Time	—	10	—	ns	V <sub>DD</sub> = 10V
t <sub>r</sub>	Rise Time	—	140	—		I <sub>D</sub> = 64A
t <sub>d(off)</sub>	Turn-Off Delay Time	—	96	—		R <sub>G</sub> = 3.8Ω, V <sub>GS</sub> = 4.5V
t <sub>f</sub>	Fall Time	—	130	—		R <sub>D</sub> = 0.15Ω, ④
L <sub>D</sub>	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact
L <sub>S</sub>	Internal Source Inductance	—	7.5	—		
C <sub>iss</sub>	Input Capacitance	—	4700	—	pF	V <sub>GS</sub> = 0V
C <sub>oss</sub>	Output Capacitance	—	1900	—		V <sub>DS</sub> = 15V
C <sub>rss</sub>	Reverse Transfer Capacitance	—	640	—		f = 1.0MHz, See Fig. 5

## Source-Drain Ratings and Characteristics


	Parameter	Min.	Typ.	Max.	Units	Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)	—	—	110 <sup>⑤</sup>	A	MOSFET symbol showing the integral reverse p-n junction diode.
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ①	—	—	420		
V <sub>SD</sub>	Diode Forward Voltage	—	—	1.3	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = 64A, V <sub>GS</sub> = 0V ④
t <sub>rr</sub>	Reverse Recovery Time	—	87	130	ns	T <sub>J</sub> = 25°C, I <sub>F</sub> = 64A
Q <sub>rr</sub>	Reverse Recovery Charge	—	200	310	nC	di/dt = 100A/μs ④
t <sub>on</sub>	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> +L <sub>D</sub> )				

### Notes:


- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting T<sub>J</sub> = 25°C, L = 190μH  
R<sub>G</sub> = 25Ω, I<sub>AS</sub> = 64A.
- ③ I<sub>SD</sub> ≤ 64A, di/dt ≤ 86A/μs, V<sub>DD</sub> ≤ V<sub>(BR)DSS</sub>,  
T<sub>J</sub> ≤ 150°C
- ④ Pulse width ≤ 300μs; duty cycle ≤ 2%.
- ⑤ Calculated continuous current based on maximum allowable junction temperature; for recommended current-handling of the package refer to Design Tip # 93-4




**Fig 1.** Typical Output Characteristics



**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance Vs. Temperature

# IRL3502PbF


International  
**IR** Rectifier




**Fig 5.** Typical Capacitance Vs. Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs. Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode Forward Voltage




**Fig 8.** Maximum Safe Operating Area



**Fig 9.** Maximum Drain Current Vs. Case Temperature




**Fig 10.** Maximum Avalanche Energy Vs. Drain Current




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case

# IRL3502PbF

International  
**IR** Rectifier





**Fig 12.** On-Resistance Vs. Drain Current



**Fig 13.** On-Resistance Vs. Gate Voltage

## TO-220AB Package Outline

Dimensions are shown in millimeters (inches)



LEAD ASSIGNMENTS


HEXFET	IGBTs, CoPACK
1- GATE	1- GATE
2- DRAIN	2- COLLECTOR
3- SOURCE	3- EMITTER
4- DRAIN	4- COLLECTOR

NOTES:

- 1 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
- 2 CONTROLLING DIMENSION : INCH
- 3 OUTLINE CONFORMS TO JEDEC OUTLINE TO-220AB.
- 4 HEATSINK & LEAD MEASUREMENTS DO NOT INCLUDE BURRS.

## TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF1010  
 LOT CODE 1789  
 ASSEMBLED ON WW 19, 1997  
 IN THE ASSEMBLY LINE "C"  
**Note:** "P" in assembly line  
 position indicates "Lead-Free"



Data and specifications subject to change without notice.