

# FDFMC2P120

## Integrated P-Channel PowerTrench® MOSFET and Schottky Diode

### **General Description**

FDFMC2P120 combines the exceptional performance of Fairchild's PowerTrench MOSFET technology with a very low forward voltage drop Schottky barrier rectifier in a MicroFET package.


This device is designed specifically as a single package solution for Buck Boost. It features a fast switching, low gate charge MOSFET with very low on-state resistance.


### **Applications**

Buck Boost

### **Features**

- -2 A, -20 V  $R_{DS(ON)} = 125 \ m\Omega \ @ V_{GS} = -4.5 \ V$   $R_{DS(ON)} = 200 \ m\Omega \ @ V_{GS} = -2.5 \ V$
- Low Profile 0.8mm maximum in the new package MicroFET 3x3 mm





Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
$V_{DSS}$	Drain-Source Voltage		-20	V
V <sub>GSS</sub>	Gate-Source Voltage		±12	V
I <sub>D</sub>	Drain Current - Continuous	(Note 1a)	-3.5	Α
	<ul><li>Pulsed</li></ul>		-10	
V <sub>RRM</sub>	Schottky Repetitive Peak Reverse Volta	ge	20	V
Io	Schottky Average Forward Current	(Note a)	2	A
P <sub>D</sub>	Power Dissipation (Steady State)	(Note 1a)	2.4	W
		(Note 1b)	1.2	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temper	rature Range	-55 to +150	°C

### **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	60	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1b)	145	

**Package Marking and Ordering Information** 

Device Marking	Device	Reel Size	Tape width	Quantity
2P120	FDFMC2P120	7"	12mm	3000 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics		ı			
BV <sub>DSS</sub>	Drain–Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_{D} = -250 \mu\text{A}$	-20			V
ΔBV <sub>DSS</sub> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu A$ , Referenced to 25°C		-11		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -16 \text{ V},  V_{GS} = 0 \text{ V}$			-1	μА
$I_{GSS}$	Gate-Body Leakage,	$V_{GS} = \pm 12 \text{ V},  V_{DS} = 0 \text{ V}$			±100	nA
On Chara	acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{G}, \qquad I_{D} = -250 \ \mu A$	-0.6	-1.0	-1.5	V
$\Delta V_{GS(th)} \over \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \mu A$ , Referenced to 25°C		3		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source	$V_{GS} = -4.5 \text{ V},  I_{D} = -2 \text{ A}$		101	125	mΩ
	On–Resistance	$V_{GS} = -2.5 \text{ V},  I_D = -2 \text{ A}$		145 136	200 180	
I <sub>D(on)</sub>	On–State Drain Current	$V_{GS} = -4.5 \text{ V}, I_D = -2A, T_J = 125^{\circ}C$ $V_{GS} = -2.5 \text{ V}, V_{DS} = -5 \text{ V}$	-10	130	100	Α
<b>9</b> FS	Forward Transconductance	$V_{DS} = -5 \text{ V},  I_{D} = -3.5 \text{ A}$	10	6		S
	Characteristics			•		
C <sub>iss</sub>	Input Capacitance	$V_{DS} = -10 \text{ V},  V_{GS} = 0 \text{ V},$		280		pF
Coss	Output Capacitance	f = 1.0 MHz		65		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			35		pF
$R_G$	Gate Resistance	$V_{GS} = 0 V$ , $f = 1.0 MHz$		7		Ω
Switchin	g Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = -10 \text{ V},  I_{D} = -1 \text{ A},$		8	16	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = -4.5 \text{ V},  R_{GEN} = 6 \Omega$		12	22	ns
t <sub>d(off)</sub>	Turn-Off Delay Time			11	20	ns
t <sub>f</sub>	Turn-Off Fall Time			3.2	6.4	ns
Q <sub>g</sub>	Total Gate Charge	$V_{DS} = -10 \text{ V},  I_{D} = -3.5 \text{ A},$		3	4	nC
$Q_{gs}$	Gate-Source Charge	$V_{GS} = -4.5 \text{ V}$		0.7		nC
$Q_{gd}$	Gate-Drain Charge			1		nC
Drain-Sc	ource Diode Characteristics	and Maximum Ratings				
Is	Maximum Continuous Drain-Source				-2	Α
V <sub>SD</sub>	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V},  I_S = -2 \text{ A}$ (Note 2)		-0.9	-1.2	V
t <sub>rr</sub>	Diode Reverse Recovery Time	$I_F = -3.5 \text{ A},$		13		nS
Q <sub>rr</sub>	Diode Reverse Recovery Charge	dI <sub>E</sub> /dt = 100 A/μs		3		nC

#### Notes

- 1.  $R_{0JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{0JC}$  are guaranteed by design while  $R_{0JA}$  is determined by the user's board design.
  - (a).  $R_{\theta JA} = 60^{\circ} C/W$  when mounted on a  $1 in^2$  pad of 2 oz copper
  - **(b).**  $R_{\theta JA}^{00A} = 145^{\circ} \text{C/W}$  when mounted on a minimum pad of 2 oz copper
- 2. Pulse Test: Pulse Width <  $300\mu s, \, Duty \, Cycle < 2.0\%$

Electric	ai Characteristics	T <sub>A</sub> = 25°C unless	s otherwise noted				
Symbol	Parameter	Test (	Test Conditions		Тур	Max	Units
Schottky	Diode Characteristic						
$V_R$	Reverse Voltage	$I_R = 1mA$	_	20			V
I <sub>R</sub>	Reverse Leakage	$V_R = 5V$	T <sub>J</sub> = 25 °C			100	μΑ
			T <sub>J</sub> = 100 °C			10	mA
V <sub>F</sub>	Forward Voltage	I <sub>F</sub> = 1A	T <sub>J</sub> = 25 °C		0.32	0.39	V

# **Typical Characteristics**




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

# **Typical Characteristics**






Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Schottky Diode Forward Voltage.









Figure 11. Transient Thermal Response Curve.


Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.





RECOMMENDED LAND PATTERN





### NOTES:

- A. CONFORMS TO JEDEC REGISTRATION M0-229,
- VARIATION WEEA, DATE 11/2001.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M 1994

E Y14.5M, 1994

### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $ACEx^{TM}$ PowerSaver™ **FAST®** ISOPLANAR™ SuperSOT™-8 ActiveArray™  $\mathsf{PowerTrench}^{\circledR}$ SyncFET™  $FASTr^{\intercal_{M}}$ LittleFET™ Bottomless™ FPS™ QFET<sup>®</sup> TinyLogic<sup>®</sup> MICROCOUPLER™ TINYOPTO™ Build it Now™  $MicroFET^{TM}$ QSTM FRFET™ TruTranslation™ CoolFET™ MicroPak™ QT Optoelectronics™ GlobalOptoisolator™  $CROSSVOLT^{TM}$ MICROWIRE™ Quiet Series™ UHC™  $\mathsf{GTO}^\mathsf{TM}$  $\mathsf{UltraFET}^{\circledR}$ RapidConfigure™  $\mathsf{DOME}^\mathsf{TM}$ MSX™ HiSeC™  $\mathsf{EcoSPARK}^{\mathsf{TM}}$ RapidConnect™ UniFET™  $MSXPro^{TM}$  $I^2C^{TM}$ E<sup>2</sup>CMOS<sup>TM</sup>  $OCX^{TM}$ uSerDes™  $VCX^{TM}$ i-Lo™ SILENT SWITCHER® EnSigna™  $OCXPro^{TM}$ Wire™ ImpliedDisconnect™  $\mathsf{OPTOLOGIC}^{\circledR}$ SMART START™ FACT™ IntelliMAX™ OPTOPLANAR™ SPM™ FACT Quiet Series™ PACMAN™ Stealth™ Across the board. Around the world.™ POPTM SuperFET™ The Power Franchise® Power247™ SuperSOT™-3 Programmable Active Droop™ SuperSOT™-6 PowerEdge™

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. I16