

## **MIC8030**

#### **High-Voltage Display Driver**

#### **General Description**

The MIC8030 is a CMOS high voltage liquid crystal display driver. Up to 38 segments can be driven from four CMOS level inputs (CLOCK, DATA IN, LOAD and CHIP SELECT). The MIC8030 is rated at 50V. Data is loaded serially into a shift register, and transferred to latches which hold the data until new data is received.

The backplane can be driven from external source, or the internal oscillator can be used. If the internal oscillator is used, the frequency of the backplane will be determined by an external resistor and capacitor. The oscillator need not be used if a DC output is desired.


#### **Features**

- High Voltage Outputs capable of a driving up to 100 volt outputs from 5 to 15 volt logic
- Drives 30, 32, or 38 segments
- Cascadable
- On chip Oscillator or External Backplane Input
- CMOS construction for wide supply range and low power consumption
- Schmitt Triggers on all inputs
- CMOS, PMOS, and NMOS compatible

### **Applications**

- · Dichroic and Standard Liquid Crystal Displays
- Flat Panel Displays
- · Print Head Drives
- Vacuum Fluorescent Displays


## **Functional Diagram**



#### **Ordering Information**

Part Number	Temperature Range	Package	
MIC8030-01CV	0°C to +70°C	44-pin PLCC	

### **Pin Configuration**



44-Pin PLCC (-V)

# **Functional Description**

With CHIP SELECT tied low, serial data is clocked into the shift register at each falling edge of the CLOCK input. Pulling LOAD high will cause a parallel loading of the shift register contents into the latches. If load is left high, the latches are transparent.

A logic "1" clocked into the shift register corresponds to that segment being on, and that segment is out of phase with the backplane.


The backplane may be externally driven or the internal oscillator can be used. If LCD $\phi$  is externally driven, the backplane will be in phase with the input; LCD $\phi$  OPT is not connected. The internal oscillator is used by shorting LCD $\phi$  OPT to LCD $\phi$ , connecting a capacitor to ground, and a resistor to V<sub>CC</sub>. The frequency of the backplane will be 1/256 of the input frequency, and is given as: f = 10/[R(C + .0002)] at V<sub>DD</sub> = 5V, R in k $\Omega$ , C in  $\mu$ F.

Example:  $R = 150 \text{ k}\Omega$ , C = 420 pF: f = 108 Hz

For displays with more than 38 segments, two or more MIC8030 may be cascaded by connecting DATA OUT of the previous stage with DATA IN of the next stage; CLOCK, LOAD and CHIP SELECT of all following stages should be tied to the control lines of the first MIC8030. The backplane output of the first stage should be tied to LCD $\varphi$  of all following stages, the LCD $\varphi$  OPT must be left unconnected on those stages. If the internal oscillator is used, and VBB > 50V then an external 330 k $\Omega$  resistor must be used between the BACKPLANE of the first stage and LCD $\varphi$  of all following stages.


Packaging options available include DATA OUT 30, 32 or 38 with the corresponding number of segments, and the availability of LCD $\phi$  OPT. Types of packages include plastic and ceramic DIPs, surface mount packages, plastic and ceramic Leadless Chip Carriers and custom packaging.

## **Internal Oscillator Circuit**




# **Typical Application**

#### **External Oscillator**



#### **Internal Oscillator**



<sup>\*</sup>Required if using MIC8031 with  $V_{BB} > 50V$ .

## **Absolute Maximum Ratings**

 $\begin{array}{ccc} V_{CC} & & 18V \\ V_{BB} \ (MIC8030) & & 75V \\ Inputs \ (CLK, \ DATA \ IN, \ LOAD, \ \overline{CS}) & -0.5V \ to \ 18V \\ Inputs \ (LCD0) & -0.5V \ to \ 50V \\ Storage \ Temperature & -65^{\circ}C \ to \ +150^{\circ}C \\ Operating \ Temperature & -55^{\circ}C \ to \ +125^{\circ}C \end{array}$ 

Maximum Current into and out of

any segment 20 mA

Maximum Power Dissipation,

any segment 50 mW Maximum Total power dissipation 600 mW

**DC Electrical Characteristics:**  $V_{CC} = 5V$ ,  $V_{SS} = 0V$ ,  $V_{BB} = 50V$ ,  $-55^{\circ}C \le T_{A} \le +125^{\circ}C$ , unless otherwise noted.

Symbol	Parameter	Condition	Min	Тур	Max	Units
Power Supp	ply		•			
$V_{CC}$	Logic Supply Voltage		4.5	5	5.5	V
$\overline{V_{BB}}$	Display Supply Voltage		20	35	50	V
I <sub>CC</sub>	Supply Current (external oscillator)	Note 1		35	250	μΑ
	Supply Current (internal oscillator)	Note 1		35	250	μΑ
I <sub>BB</sub>	Display Driver Current	f <sub>BP</sub> = 100Hz, no loads		7	100	μΑ
Inputs (CLK	, DATA IN, LOAD, CS)					
$\overline{V_{IH}}$	Input High Level		V <sub>CC</sub> -1.5	V <sub>CC</sub> -1.8	V <sub>CC</sub>	V
$\overline{V_{IL}}$	Input Low Level		0	2.5	2.0	V
IL	Input Leakage Current			<1	5	μΑ
$\overline{C_l}$	Input Capacitance	Note 2		5	10	pF
Input LCD0						
$\overline{V_{IH}}$	LCD0 Input High Level	Externally driven	0.9V <sub>CC</sub>	V <sub>CC</sub>	50	V
$\overline{V_{IL}}$	LCD0 Input Low Level	Externally driven	-0.5V	0	0.1V <sub>CC</sub>	V
I <sub>LCD0</sub>	LCD0 Leakage Current	V <sub>LCD0</sub> = 15V		2	10	μΑ
I <sub>LCD0</sub>	LCD0 Leakage Current	V <sub>LCD0</sub> = 35V		6	100	μΑ
I <sub>LCD0</sub>	LCD0 Leakage Current	V <sub>LCD0</sub> = 50V			1	mA
Capacitance	e Loads (typical)					
C <sub>LSEG</sub>	Segment Output	f <sub>BP</sub> < 100Hz			100	pF
C <sub>LBP</sub>	Backplane Output	f <sub>BP</sub> < 100Hz			4000	pF
$V_{OAVG}$	DC Bias (Average) Any Segment	f <sub>BP</sub> < 100Hz, <b>Note 2</b>			+25	mV
Output to B	ackplane					
R <sub>SEG</sub>	Segment Output Impedance	$I_L = 100 \mu A$		1.4	10	kΩ
R <sub>BP</sub>	Backplane Output Impedance	I <sub>L</sub> = 100μA		170	312	Ω
R <sub>DATA OUT</sub>	Data Out Output Impedance	I <sub>1</sub> = 100μA		1.8	3	kΩ


Note 1: CMOS input levels. No loads.

Note 2: Guaranteed by design but not tested on a production basis.

# AC Electrical Characteristics: $V_{CC} = 5V$ , $V_{SS} = 0V$ , $V_{BB} = 50V$ , $-55^{\circ}C \le T_A \le +125^{\circ}C$

Symbol	Parameter	Min	Тур	Max	Units
tcyc	Cycle Time	500			ns
t <sub>OL</sub> , tOH	Clock Pulse Width low/high	250			ns
t <sub>r</sub> , t <sub>f</sub>	Clock rise/fall			1	μs
t <sub>DS</sub>	Data In Setup	Data In Setup 100			
t <sub>CSC</sub>	CS Setup to Clock	100			ns
t <sub>DH</sub>	Data Hold	10			ns
t <sub>CCS</sub>	CS Hold	220			ns
t <sub>CL</sub>	Load Pulse Setup	250			ns
t <sub>LCS</sub>	CS Hold (rising load to rising CS)	200			ns
t <sub>LW</sub>	Load Pulse Width	300			ns
t <sub>LC</sub>	Load Pulse Delay (falling load to falling clock)	0			ns
t <sub>CDO</sub>	Data Out Valid from Clock			220	ns
t <sub>CSL</sub>	CS Setup to LOAD	0			ns
F <sub>BP</sub>	Backplane Frequency	50	100	2000	Hz

# **Timing Diagram**



<sup>\*</sup> The  $\overline{\text{CS}}$  high-to-low transition will generate a clock pulse.

# **Logic Truth Table**

Data In	Clock	Chip Select	Load	Q <sub>1(SR)</sub>	Q <sub>N(SR)</sub>	Q <sub>N(DRIVER)</sub>
Х	Х	1	Х	NC	NC	Q <sub>N(L)</sub>
0	1	0	0	NC	NC	Q <sub>N(L)</sub>
0	1	0	1	NC	NC	Q <sub>N(L)</sub>
0	<b>\</b>	0	0	0	$Q_N$ - 1 $\rightarrow$ $Q_N$	Q <sub>N(L)</sub>
0	$\downarrow$	0	1	0	Q <sub>N</sub> - 1→Q <sub>N</sub>	Q <sub>N(SR)</sub>
1	1	0	0	NC	NC	Q <sub>N(L)</sub>
1	1	0	1	NC	NC	Q <sub>N(L)</sub>
1	<b>\</b>	0	0	1	Q <sub>N</sub> - 1→Q <sub>N</sub>	Q <sub>N(L)</sub>
1	$\downarrow$	0	1	1	Q <sub>N</sub> - 1→Q <sub>N</sub>	Q <sub>N(SR)</sub>

<sup>↑ =</sup> Rising Edge, ↓ = Falling Edge