



QUICKSWITCH® PRODUCTS
HIGH-SPEED CMOS
SYNCHROSWITCH™
32:16 MUX/DEMUX

IDTQS34XS257

FEATURES:

- Enhanced N channel FET with no inherent diode to Vcc
- Bidirectional signal flow
- Flow-through pinout
- Zero propagation delay, zero ground bounce
- 16 banks of 2:1 Mux/Demux
- Port select synchronous to the clock
- Clock enable and Asynchronous enable
- Undershoot clamp diodes on all switch and control pins
- Asynchronous SEL option
- Break-before-make feature
- Available in 80-pin Millipaq (Q3)
- Bus-hold eliminates floating bus lines and reduces static power consumption

APPLICATIONS:

- Memory Interleaving


DESCRIPTION:

The QS34XS257 is a high-speed CMOS quad 32:16 multiplexer/demultiplexer. It is organized as four independent quad 2:1 mux/demux blocks. Port selection and connection, controlled by SEL signals, can be either asynchronous or synchronous. In the synchronous mode, the A or B port to Y port connection is updated on the rising edge of the input clock CLK. Once the port-to-port connection is made, data flow can be bidirectional with a typical 250ps propagation delay through the switch. Clock Enable, overriding Asynchronous Enable, and Asynchronous Select controls provide additional design flexibility.

Synchronous controls ease timing constraints in many high speed data mux/demux applications, such as bank interleaving. The QS34XS257 is available in the space-saving, 80-pin dual-in-line Millipaq package.


The QS34XS257 is characterized for operation at -40°C to +85°C.

FUNCTIONAL BLOCK DIAGRAM



NOTE: One of four blocks shown.

PIN CONFIGURATION



MILLIPAQ
TOP VIEW

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Description	Max.	Unit
V _{TERM} (2)	Supply Voltage to Ground	- 0.5 to +7	V
V _{TERM} (3)	DC Switch Voltage V _s	- 0.5 to +7	V
V _{TERM} (3)	DC Input Voltage V _{IN}	- 0.5 to +7	V
V _{AC}	AC Input Voltage (pulse width ≤20ns)	-3	V
I _{OUT}	DC Output Current	120	mA
P _{MAX}	Maximum Power Dissipation (T _A = 85°C)	1.16	W
T _{STG}	Storage Temperature	- 65 to +150	°C

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{CC} Terminals.
3. All terminals except V_{CC}.

CAPACITANCE

(T_A = +25°C, f = 1.0MHz, V_{IN} = 0V, V_{OUT} = 0V)

Pins		Typ.	Max. (1)	Unit
Control Inputs		4	5	pF
Quickswitch Channels (Switch OFF)	Demux	5	7	pF
	Mux	7	9	pF

NOTE:

1. This parameter is guaranteed at characterization but not tested.

PIN DESCRIPTION

Pin Names	I/O	Description
A _{n0} - A _{n3}	I/O	Demux Port A
B _{n0} - B _{n3}	I/O	Demux Port B
Y _{n0} - Y _{n3}	I/O	Mux Port Y
SEL _n	I	Select Input
CLK _n	I	Clock
CLKEN _n	I	Clock Enable
OE _n	I	Output Enable
SYNC _n	I	Synchronous Selection Enable


FUNCTION TABLE(1)

Control Inputs					Port Status				Function
SYNC	OEn	CLKn	CLKENn	SELn	Yn0	Yn1	Yn2	Yn3	
L	L	↑	L	L	An0	An1	An2	An3	Select Port A
L	L	↑	L	H	Bn0	Bn1	Bn2	Bn3	Select Port B
L	H	↑	L	X	No change in Mux connection				Switch OFF ⁽²⁾
L	L	↑	H	X	No change in Mux connection				Hold Previous Mux connection ⁽³⁾ (Switch ON)
L	H	↑	H	X	No change in Mux connection				Switch OFF ⁽⁴⁾
H	L	X	X	L	An0	An1	An2	An3	Select Port A
H	L	X	X	H	Bn0	Bn1	Bn2	Bn3	Select Port B
H	H	X	X	X	No change in Mux connection				Hold Previous Data (Switch OFF)

NOTES:

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
↑ = Low-to-High Transition
- Mux switches are turned off. The port connection can be changed by the SEL input.
- The contents of the "Mux select register" are unchanged and the previous Mux connection is unchanged. The output (Mux port) data state will depend on the present data state of the input (Demux port).
- The contents of the "Mux select register" are unchanged.

CONTROL LOGIC (1)



NOTE:

- One of four blocks.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:


Industrial: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
V_{IH}	Input HIGH Voltage	Guaranteed Logic HIGH for Control Pins	2	—	—	V
V_{IL}	Input LOW Voltage	Guaranteed Logic LOW for Control Pins	—	—	0.8	V
I_{IN}	Input Leakage Current (Control Inputs)	$0\text{V} \leq V_{IN} \leq V_{CC}$	—	± 0.1	± 1	μA
R_{ON}	Switch ON Resistance ⁽²⁾	$V_{CC} = \text{Min.}, V_{IN} = 0\text{V}, I_{ON} = 30\text{mA}$	—	7	9	Ω
		$V_{CC} = \text{Min.}, V_{IN} = 2.4\text{V}, I_{ON} = 15\text{mA}$	—	10	13	

NOTES:

1. Typical values are at $V_{CC} = 5.0\text{V}$, $T_A = 25^{\circ}\text{C}$.
2. Measured by voltage drop between A/B and Y pin at indicated current through the switch.

TYPICAL ON RESISTANCE vs V_{IN} AT $V_{CC} = 5\text{V}$



POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾	Max.	Unit
I _{CCQ}	Quiescent Power Supply Current	V _{CC} = Max., V _{CTRL} = GND or V _{CC} , f = 0	12	mA
ΔI _{CC}	Power Supply Current per Control Input HIGH ⁽²⁾	V _{CC} = Max., V _{IN} = 3.4V, f = 0	1.5	mA
I _{CCD}	Dynamic Power Supply Current per MHz ⁽³⁾	V _{CC} = Max., A/B and Y pins open Control Input Toggling at 50% Duty Cycle	0.25	mA/MHz

NOTES:

- For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
- Per TLL driven control inputs. A/B and Y pins do not contribute to ΔI_{CC}.
- This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The A/B and Y inputs generate no significant AC or DC currents as they transition. This parameter is guaranteed but not production tested.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

T_A = -40°C to +85°C, V_{CC} = 5.0V ± 10%


C_{LOAD} = 50pF, R_{LOAD} = 500Ω unless otherwise noted.

Symbol	Parameter	Min.	Typ.	Max.	Unit
t _{PLH} t _{PHL}	Data Propagation Delay ^(1,2) A/B to Y, Y to A/B	—	0.25	—	ns
t _{SEC}	Clock Enable to Clock Setup Time	3	—	—	ns
t _{HEC}	Clock Enable to Clock Hold Time	0	—	—	ns
t _{CSO}	Clock to A, B Switch Turn-On Delay ⁽³⁾	0.5	—	7	ns
t _{ASO}	Asynchronous Select to A, B Switch Turn-On Delay ⁽³⁾	0.5	—	7	ns
t _w	Clock Pulse Width HIGH	3	—	—	ns
t _{SCS}	Clock to SEL Setup Time	3	—	—	ns
t _{HCS}	Clock to SEL Hold Time	0	—	—	ns
t _{PZL} t _{PZH}	Asynchronous Enable to Switch Turn-On Delay ⁽³⁾	1.5	—	5.2	ns
t _{PLZ} t _{PHZ}	Asynchronous Enable to Switch Turn-Off Delay ^(1,3)	1.5	—	4.8	ns


NOTES:

- This parameter is guaranteed but not tested.
- The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25ns for C_L = 50pF. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.
- Minimums guaranteed but not tested.


TIMING WAVEFORMS - SYNCHRONOUS MODE, DEMUX FUNCTION




TIMING WAVEFORMS - SYNCHRONOUS MODE, MUX FUNCTION



TIMING WAVEFORMS - ASYNCHRONOUS MODE, MUX FUNCTION



ORDERING INFORMATION



CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com*

**To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
The IDT logo, QuickSwitch, and SynchroSwitch are registered trademarks of Integrated Device Technology, Inc.*