



# 512Kx32 SRAM Module.3.3V FEATURES

- DSP Memory Solution
  - ADSP-21060L (SHARC)
  - ADSP-21062L (SHARC)
  - Texas Instruments TMS320LC31
- RISC Memory Solution
  - MPC860 (Power Quic)
- Random Access Memory Array
  - Fast Access Times: 12, 15, 17, and 20ns
  - Individual Byte Enables
  - User configuration organization with Minimal Additional Logic
  - Master Output Enable and Write Control
  - TTL Compatible Inputs and Outputs
  - Fully Static, No Clocks
- Surface Mount Package
  - 68 Lead PLCC, No. 99 JEDEC MO-47AE
  - Small Footprint, 0.990 Sq. In.
  - Multiple Ground Pins for Maximum Noise Immunity
- Single +3.3V (±5%) Supply Operation

## DESCRIPTION

The EDI8L32512V is a high speed, 3.3V, 16 megabit SRAM. The device is available with access times of 12, 15, 17 and 20ns allowing the creation of a no wait state DSP and RISC microprocessor memory solutions.

The device can be configured as a 512K x 32 and used to create a single chip external data memory solution for TI's TMS320LC31 (figure 5), or Analog's SHARC™ DSP (figure 6).


The device provides a 56% space savings when compared to four 512Kx8, 36 pin SOJs. In addition the EDI8K32512V has only a 10pF load on the data lines vs. 32 pF for four plastic SOJs.

The device provides a memory upgrade of the EDI8F32256V (256K x 32) or the EDI8L32128V (128K x 32) (figure 8). Alternatively, the device's chip enables can configure it as a 1M x 16. A 1M x 48 program memory array for Analog's CHARC DSP is created using three devices (figure 7). If this memory is too deep, two 512K x 24s (EDI8L24512V) can be used to create a 512K x 48 array or two 128K x 24s (EDI8L24128V) can be used to create a 128K x 48 array.

Note: Solder Reflow Temperature should not exceed 260°C for 10 seconds.

FIG. 1


### PIN CONFIGURATIONS



### PIN DESCRIPTION

A0-A18	Address Inputs
E0#-E3#	Chip Enables (One per Byte)
W#	Master Write Enable
G#	Master Output Enable
DQ0-DQ31	Common Data Input/Output
V <sub>CC</sub>	Power (+3.3V±5%)
V <sub>SS</sub>	Ground
NC	No Connectiona

### BLOCK DIAGRAM



White Electronic Designs Corp. reserves the right to change products or specifications without notice.



**ABSOLUTE MAXIMUM RATINGS\***

Voltage on any pin relative to V <sub>SS</sub>	-0.5V to 7.0V
Operating Temperature t <sub>a</sub> (Ambient)	
Commercial	0°C to +70°C
Industrial	-40°C to +85°C
Storage Temperature, Plastic	-55°C to +125°C
Power Dissipation	2.5 Watts
Output Current	20 mA
Junction Temperature, t <sub>j</sub>	-175°C

\*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**TRUTH TABLE**

E#	W#	G#	Mode	Output	Power
H	X	X	Standby	HIGH Z	I <sub>cc2</sub> , I <sub>cc3</sub>
L	H	H	Output Deselect	HIGH Z	I <sub>cc1</sub>
L	H	L	Read	D <sub>OUT</sub>	I <sub>cc1</sub>
L	L	X	Write	D <sub>IN</sub>	I <sub>cc1</sub>

**RECOMMENDED DC OPERATING CONDITIONS**

Parameter	Sym	Min	Typ	Max	Units
Supply Voltage	V <sub>CC</sub>	3.135	3.3	3.465	V
Supply Voltage	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.2	--	V <sub>CC</sub> + 0.3	V
Input Low Voltage	V <sub>IL</sub>	-0.3	--	+0.8	V

**CAPACITANCE**

(f=1.0MHz, V<sub>IN</sub>=V<sub>CC</sub> or V<sub>SS</sub>)

Parameter	Sym	Max	Unit
Address Lines	CI	30	pF
Data Lines	CD/Q	10	pF
Chip Enable Line	E0-3	8	pF
Write & Output Enable Line	W#, G#	30	pF

**DC ELECTRICAL CHARACTERISTICS**

(V<sub>CC</sub>= 3.3V, t<sub>a</sub> = 25°C)

Parameter	Sym	Conditions	12 & 15			17 & 20			Units
			Min	Typ	Max	Min	Typ	Max	
Operating Power Supply Current	I <sub>cc1</sub>	W# = V <sub>IL</sub> , I/O = 0mA, Min Cycle	--	440	800	--	440	640	mA
Standby (TTL) Power Supply Current	I <sub>cc2</sub>	E# ≥ V <sub>IH</sub> , V <sub>IN</sub> ≤ V <sub>IL</sub> or V <sub>IN</sub> ≥ V <sub>IH</sub>	--	100	300	--	100	200	mA
Full Standby Power CMOS Supply Current	I <sub>cc3</sub>	E# ≥ V <sub>CC</sub> -0.2V V <sub>IN</sub> ≥ V <sub>CC</sub> -0.2V or V <sub>IN</sub> ≤ 0.2V	--	60	80	--	60	100	mA
Input Leakage Current	I <sub>LI</sub>	V <sub>IN</sub> = 0V to V <sub>CC</sub>	--	--	±20	--	--	±10	µA
Output Leakage Current	I <sub>LO</sub>	V I/O = 0V TO V <sub>CC</sub>	--	--	±20	--	--	±10	µA
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4.0mA	2.4	--	--	2.4	--	--	V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 4.0mA	--	--	0.4	--	--	0.4	V

**AC TEST CONDITIONS**

Figure 1





Figure 2



Input Pulse Levels	V <sub>SS</sub> to 3.0V
Input Rise and Fall Times	5ns
Input and Output Timing Levels	1.5V
Output Load	Figure 1

(Note: For t<sub>EHQZ</sub>, t<sub>LHQZ</sub> and t<sub>WLQZ</sub>, C<sub>L</sub> = 5pF, Figure 2)



**AC CHARACTERISTICS READ CYCLE**

(V<sub>CC</sub> = 3.3V, V<sub>SS</sub> = 0V, t<sub>A</sub> = 0°C to -70°C)

Parameter	Symbol		12ns		15ns		17ns		20ns		Units
	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t <sub>RAV</sub>	t <sub>RC</sub>	12		15		17		20		ns
Address Access Time	t <sub>AAVQV</sub>	t <sub>AA</sub>		12		15		17		20	ns
Chip Enable Access	t <sub>ELQV</sub>	t <sub>ACS</sub>		10		12		15		20	ns
Chip Enable to Output in Low Z (1)	t <sub>ELQX</sub>	t <sub>CLZ</sub>	3		3		3		3		ns
Chip Disable to Output in High Z (1)	t <sub>EHQZ</sub>	t <sub>CHZ</sub>		6		7		8		9	ns
Output Hold from Address Change	t <sub>AVQX</sub>	t <sub>OH</sub>	3		3		3		3		ns
Output Enable to Output Valid	t <sub>GLOV</sub>	t <sub>OE</sub>		6		7		8		9	ns
Output Enable to Output in Low Z (1)	t <sub>GLOX</sub>	t <sub>OLZ</sub>	3		3		3		3		ns
Output Disable to Output in High (1)	t <sub>GHQZ</sub>	t <sub>OHZ</sub>		6		7		8		9	ns

Notes: 1. Parameter is guaranteed by design but not tested.

**AC CHARACTERISTICS WRITE CYCLE**


(V<sub>CC</sub> = 3.3V, V<sub>SS</sub> = 0V, t<sub>A</sub> = 0°C to -70°C)

Parameter	Symbol		12ns		15ns		17ns		20ns		Units
	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t <sub>WAV</sub>	t <sub>WC</sub>	12		15		17		20		ns
Chip Enable to End of Write	t <sub>ELWH</sub>	t <sub>CW</sub>	8		10		11		12		ns
	t <sub>ELEH</sub>	t <sub>CW</sub>	8		10		11		12		ns
Address Setup Time	t <sub>AWWL</sub>	t <sub>AS</sub>	0		0		0		0		ns
	t <sub>AVEL</sub>	t <sub>AS</sub>	0		0		0		0		ns
Address Valid to End of Write	t <sub>AWWH</sub>	t <sub>AW</sub>	8		10		11		12		ns
	t <sub>AEH</sub>	t <sub>AW</sub>	8		10		11		12		ns
Write Pulse Width	t <sub>WLWH</sub>	t <sub>WP</sub>	8		10		11		12		ns
	t <sub>ELEH</sub>	t <sub>WP</sub>	8		10		11		12		ns
Write Recovery Time	t <sub>WHAX</sub>	t <sub>WR</sub>	0		0		0		0		ns
	t <sub>EHAX</sub>	t <sub>WR</sub>	0		0		0		0		ns
Data Hold Time	t <sub>WHDX</sub>	t <sub>DH</sub>	0		0		0		0		ns
	t <sub>EHDX</sub>	t <sub>DH</sub>	0		0		0		0		ns
Write to Output in High Z (1)	t <sub>WLOZ</sub>	t <sub>WHZ</sub>	0	6	0	7	0	8	0	9	ns
Data to Write Time	t <sub>DVWH</sub>	t <sub>DW</sub>	6		7		8		9		ns
	t <sub>DVEH</sub>	t <sub>DW</sub>	6		7		8		9		ns
Output Active from End of Write (1)	t <sub>WHQX</sub>	t <sub>WLZ</sub>	3		3		3		3		ns


Notes: 1. Parameter guaranteed, but not tested.



**FIG. 2**  
**TIMING WAVEFRONT - READ CYCLE**




READ CYCLE 1 (W# HIGH; G#, E# LOW)



READ CYCLE 2 (W# HIGH)




**FIG. 3**  
**WRITE CYCLE - W# CONTROLLED**



WRITE CYCLE 1, W# CONTROLLED

**FIG. 4**  
**WRITE CYCLE - E# CONTROLLED**



WRITE CYCLE 2, E# CONTROLLED




ORDERING INFORMATION

Commercial Temperature Range (0°C to +70°C)		
Part Number	Speed (ns)	Package No.
EDI8L32512V12AC	12	99
EDI8L32512V15AC	15	99
EDI8L32512V17AC	17	99
EDI8L32512V20AC	20	99

Industrial Temperature Range (-40°C to +85°C)		
Part Number	Speed (ns)	Package No.
EDI8L32512V15AI	15	99
EDI8L32512V17AI	17	99
EDI8L32512V20AI	20	99

PACKAGE 99" 68 LEAD PLCC JEDEC MO-47AE




ALL DIMENSIONS ARE IN INCHES




**FIG 5.**

**INTERFACING THE TEXAS INSTRUMENTS TMS 320LC32 WITH THE EDI8L32512V (512K X 32)**



**FIG 6.**


**INTERFACING THE ANALOG SHARC DSP WITH THE EDI8L32512V (512K X 32 ARRAY).**





**FIG 7.**

**INTERFACING THE ANALOG SHARC DSP WITH THE EDI8L32512V (1M X 48 ARRAY)**



**FIG 8.**

**MCM-L UPGRADE PATH**

512Kx32  
256Kx32  
128Kx32

