131,072 WORD x 8 BIT CMOS ONE TIME PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION

The TC541000AP / AF and TC541001AP / AF are a 131,072 word X 8 bit ome time programmable read only memory and molded in a 32 pin plastic package.

The TC541000AP/AF and TC541001AP/AF's access time are 120ns/150ns and has low power standby mode which reducees the power disspation without incresing access time. The electrical characteristice and programming method are the same as U.V. EPROM TC571000AD/TC571001AD's. Once programed, the TC541000AP/AF and TC541001AP/AF can be erased because of using plastic package without transparent window.

FEATURES

Peripheral circuit : CMOS

Memory cell : N-MOS

· Access Time

	- 12	- 15
tACC	120ns	150ns
Temp	0~7	0°C

• Low power dissipation

Active : 30mA/8.3MHz

Standby : 100 uA

• Single 5V power supply

• Full static operation

• High speed programming operation : tpw 0.1ms

• Input and output TTL compatible

JEDEC standard 32 pin : TC541000AP/AF
 1M MROM compatible : TC541001AP/AF
 TC541000AP/TC541001AP : DIP32-P-600
 TC541000AF/TC541001AF : SOP32-P-525

PIN CONNECTION (TOP VIEW)


Vpp [1	32] V _{CC}	VPP [1	32]] Vcc		(Refere	n.c.n\
A16 2	31D PGM	OF D	2	313 PGM		(veiele	(100)
A15 [3	30) NC	A15 [3	30] NC	A15	q١	28]] ∨ _{CC}
A12 🖸 4	29] A14	A12 [4	29 <u>1</u> A14	A12	[2	27]A14
A7 [5	28) A13	A7 [5	28 A 13	Α7	Д 3	26DA13
A6 [6	27] A8	A6 [6	27 <u>1</u> A8	A6	[] 4	25] A8
A5 d 7	26] A9	A5 [7	26] A9	A5	[5	24) A9
A4 [8	25]A11	A4 (8	25] A11	A4	[6	23]A11
A3 [9	24] OE	A3 [9	24] A16	A3	[7	22DA16
A2 110	23] A10	A2 d1	10	23] A10	A2	d 8	21]A10
A1 []11	22 CE	A1 (1	11	22) CE	A1	(9	20) CE
A0 [12	210 07	A0 1	12	21007	A0	d 10	19 07
D0 113	201 06	- Fi 00	13	20 D6	D0	d ti	18 D6
D1 [14	191 05	D1 f1	14	190 D5	D1	d 12	17) DS
D2 [15	180 04	7	15	187 04	D2	[13	16] D4
GND 016	170 03	GND D	16	17 D3	GND	[14	15] D3
TC541000		TC54	1001A		Ç	IM N	

PIN NAMES

	LIIA IAVIA	163	
	A0~A16	Address Inputs	
)	D0~D7	Outputs (Inputs)	
j Dvcc	ČĒ	Chip Enable Input	
1 VCC	ŌĒ	Output Enable Input	
A13	PGM	Program Control Input	
A8	Vcc	V _{CC} Supply Voltage	
A9	Vpp	Program Supply Voltage	
3 A11	GND	Ground	·O·
2DA16	NC	No Connection	J
1DA10	4		
क्रोटह		atasheeth).	
907		XV	
8 ∱ D6		(2)	
7) DS		(2)	
6] D4			
s j 03			
κ ,			
•			
)P		(O-	
)	
	a.		
	N		
7	4		
11.			
	NN.		

TC531000P

BLOCK DIAGRAM



MODE SELECTION

MODE	IN PGM	CE	ŌĒ	Vpp	Vcc	D0~D7	Power
Read	н	L	L			Data Out	
Output Deselect			н	5∨	5∨	High Impedance	Active
Standby	*	н	*			High Impedance	Standby
Program	L	L	н			Data In	
December Jobibis	•	н	*	12.75V	6.25V	High Impedance	Active
Program Inhibit	н	L	н	12.75	0.234	High Impedance	
Program Verify	н	L	L			Data Out	

^{*} H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
Vcc	V _{CC} Power Supply Voltage	- 0.6~7.0	v
Vpp	Program Supply Voltage	-0.5~14.0	V
ViN	Input Voltage	-0.6~7.0	V
V _{I/O}	Input/Output Voltage	-0.6~V _{CC} +0.5	v
PD	Power Dissipation	1.0	w
TSOLDER	Soldering Temperature Time	260 · 10	*C · sec
TSTRG	Storage Temperature	-65~125	*¢
TOPR	Operating Temperature	0~70	*c

READ OPERATION

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	-	V _{CC} + 0.3	٧
V _{IL}	Input Low Voltage	- 0.3	-	0.8	V
Vcc	V _{CC} Power Supply Voltage	4.75	5.00	5.25	V
V _{PP}	V _{PP} Power Supply Voltage	V _{CC} – 0.6	Vcc	V _{CC} - 0.6	V

D.C. AND OPERATING CHARACTERISTICS (Ta = $0 \sim 70^{\circ}$, $V_{CC} = 5V \pm 5\%$)

SYMBOL	PARAMETER	TEST CONDITION V _{IN} = 0~V _{CC}		MIN.	TYP.	MAX.	UNIT
l _U	Input Current			-	-	± 10	μΑ
lcco1		<u>CE</u> = 0V	f = 8.3 _{MHz}	-	-	30	mA
Icco2	Operating Current	I _{OUT} = 0mA	f=1 _{MHz}	-	-	15	mΑ
lccs1		ČĒ = VIH		_		1	mA
I _{CCS2}	Standby Current	<u>CE</u> = V _{CC} − 0.3	2V	-	_	100	μA
V _{OH}	Output High Voltage	I _{OH} ≈ - 400//	A	2.4	-	-	v
VoL	Output Low Voltage	l _{OL} = 2.1mA		-	-	0.4	V
I _{PP1}	V _{PP} Current	V _{PP} = V _{CC} ± 0	.6V	-	_	± 10	μΑ
1 _{LO}	Output Leakage Current	V _{OUT} = 0.4V-	~V _{CC}	-	-	± 10	μA

A.C. CHARACTERISTICS (Ta = $0 \sim 70^{\circ}$), $V_{CC} = 5V \pm 5\%$, $V_{PP} = V_{CC} \pm 0.6V$)

SYMBOL	PARAMETER		/TC541001AP - 12 /TC541001AF - 12	TC541000AP - 15 TC541000AF - 15	UNIT	
		MIN.	MAX.	MIN.	MAX.	
tacc	Address Access Time	-	120	-	150	ns
t _{CE}	CE to Output Valid	-	120	-	150	ns
t _{OE}	OE to Output Valid	-	60	_	70	ns
^t PGM	PGM to Output Valid	-	60	-	70	ns
t _{DF1}	CE to Output in High-Z	0	50	0	60	ns
t _{DF2}	OE to Output in High-Z	0	50	0	60	ns
t _{DF3}	PGM to Output in High-Z	0	50	0	60	ns
tон	Output Data Hold Time	0	-	0	-	ns

A.C. TEST CONDITIONS

Output Load

: 1 TTL Gate and CL = 100pF

• Input Pulse Rise and Fall Time

: 10ns Max.

• Input Pulse Levels

: 0.45V to 2.4V

• Timing Measurement Reference Level

: Inputs 0.8V and 2.2V, Outputs 0.8V and 2.0V




CAPACITANCE* (Ta = 25°C, f = 1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	MAX.	UNIT
C _{IN}	Input Capacitance	V _{1N} = 0V	-	16	ρF
Cout	Output Capacitance	V _{OUT} = 0V	-	16	pF

This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS (READ)



HIGH SPEED PROGRAM OPERATION

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UŅIT
V _{fH}	Input High Voltage	2.2		V _{CC} + 1.0	٧
VIL	Input Low Voltage	- 0.3	-	0.8	V
Vcc	V _{CC} Power Supply Voltage	6.00	6.25	6.50	V
Vpp	V _{PP} Power Supply Voltage	12.50	12.75	13.00	V

D.C. AND OPERATING CHARACTERISTICS (Ta = $25 \pm 5^{\circ}$ C, $V_{CC} = 6.25 \pm 0.25$ V, $V_{PP} = 12.75 \pm 0.25$ V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
1 _{L1}	Input Current	V _{IN} = 0~V _{CC}	-	-	± 10	μΑ
Voн	Output High Voltage	I _{OH} = -400μA	2.4	-		V
Vol	Output Low Voltage	I _{OL} = 2.1mA	-	-	0.4	V
lcc	V _{CC} Supply Current	-	_		30	mA
lpp2	V _{PP} Supply Current	V _{PP} = 13.0V	-	-	50	mA

A.C. PROGRAMMING CHARACTERISTICS (Ta = $25 \pm 5^{\circ}$ C, $V_{CC} = 6.25 \pm 0.25$ V, $V_{PP} = 12.75 \pm 0.25$ V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
tas	Address Setup Time	-	2	-	_	μ\$
t _{AH}	Address Hold Time	-	2	_	-	μs
t _{CES}	CE Setup Time	-	2			μ\$
t _{CEH}	CE Hold Time	-	2	-	-	μS
tos	Data Setup Time	-	2	_	-	μ\$
t _{DH}	Data Hold Time	-	2	-	-	μ
t _{VS}	V _{PP} Setup Time	-	2	_		μ
tpw	Program Pulse Width	-	0.095	0.1	0.105	ms
t _{OE}	OE to Output Valid	-	- _	-	100	ns
t _{DF2}	OE to Output in High-Z	<u>CE</u> = V₁L	-	-	90	ns

A.C. TEST CONDITIONS


• Output Load : 1 TIL Gate and C_L (100pF)

Input Pulse Rise and Fall Time : 10ns Max.
 Input Pulse Levels : 0.45V and 2.4V

• Timing Measurement Reference Level : Input 0.8V and 2.2V, Output 0.8V and 2.0V

HIGH SPEED PROGRAM OPERATION

TIMING CHART



Note: 1. VCC must be applied simultaneously or before Vpp and cut off simultaneously or after Vpp.

- Removing the device from socket and setting the device in socket with Vpp=12.75V may cause permanent damage to the device.
- 3. The VPP supply voltage is permitted up to 14V for program operation, so the voltage over 14V should not be applied to the VPP terminal. When the switching pulse voltage is applied to the VPP terminal, the overshoot voltage of its pulse should not be exceeded 14V.

OPERATION INFORMATION

The TC541000AP/AF/TC541001AP/AF's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

		рдм	ČĒ	ŌĒ	Vpp	٧ _{cc}	D0~D7	Power	
READ OPERATION	Read	н	L	L	5V	5V	Data Out	Active	
	Output Deselect	•	*	н			High Impedance		
	Standby	•	Н	*			High Impedance	Standby	
PROGRAM OPERATION (Ta = 25 ± 5 °C)	Program	L	L	н			Data In		
	Program Inhibit		н	*	12.75V		High Impedance	Active	
		Н	ı	Н		6.25V	High Impedance	Active	
	Program Verify	н	L	L			Data Out		

Note: H; VIH, L; VIL, *; VIH or VIL

READ MODE

The TC541000AP/AF/TC541001AP/AF has three control functions. The chip enable (CE) controls the operation power and should be used for device selection.

The output enable (\overline{OE}) and the program control (\overline{PGM}) control the output buffers. Independent of device selection.

Assuming in that $\overline{CE} = \overline{OE} = V_{IL}$ and $\overline{PGM} = V_{III}$, the output data is valid at the output after address access time from stabilizing of all addresses.

The \overline{CE} to output valid (tCE) is equal to the address access time (tACC).

Assuming that $\overline{CE} = V_{IL}$, $\overline{PGM} = V_{IH}$ and all addresses are valid, the output data is valid at the outputs after toe from the falling edge of \overline{OE} .

And assuming that $\overline{CE} = \overline{OE} = V_{IL}$ and all addresses are valid, the output data is valid at the outputs after tpcm from the rising edge of \overline{PGM} .

OUTPUT DESELECT MODE

Assuming that $\overline{CE} = V_{1H}$ or $\overline{OE} = V_{1H}$, the outputs will be in a high impedance state.

So two or more ROMs can be connected together on a common bus line.

When CE is decoded for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TC541000AP/AF/TC541001AP/AF has a low power standby mode controlled by the \overline{CE} signal. By applying a high level to the \overline{CE} input, the TC541000AP/AF/TC541001AP/AF is placed in the standby mode which reduce the operating current to $100\mu A$ by applying MOS-high level (V_{CC}) and then the outputs are in a high impedance state, independent of the \overline{OE} inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TC541000AP/AF/TC541001AP/AF are in the "1" state which is erased state.

Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming.

The levels required for all inputs are TTL. The TC541000AP/AF/TC541001AP/AF can be programmed any location at anytime - either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that the desired data is correctly programmed on the programmed bits.

The verify is accomplished with \overline{OE} and \overline{CE} at V_{IL} and \overline{PGM} at V_{III} .

PROGRAM INHIBIT MODE

Under the condition that the program voltage (+12.75V) is applied to Vpp terminal, a high level CE or PGM input inhibits the TC541000AP/AF/TC541001AP/AF from being programmed.

Programming of two or more EPROMs in parallel with different data is easily accomplished. That is, all inputs except for \overline{CE} or \overline{PGM} may be commonly connected, and a \overline{TTL} low level program pulse is applied to the \overline{CE} and \overline{PGM} of the desired device only and \overline{TTL} high level signal is applied to the other devices.

HIGH SPEED PROGRAM OPERATION


The device is set up in the high speed programming mode when the programming voltage (+12.75V) is applied to the V_{PP} terminal with V_{CC} =6.25V and \overline{PGM} = V_{IH} .

The programming is achieved by applying a single TTL low level 0.1ms pulse the \overline{PGM} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of 0.1ms is applied and then programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

When programming has been completed, the data in all addresses should be verified with $V_{CC} = V_{PP} = 5V$.

HIGH SPEED PROGRAM OPERATION FLOW CHART



ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC541000AP/AF/TC541001AP/AF which identifies it's manufacturer and device type.

The programming equipment may read out manufacturer code and device code from TC541000AP / AF / TC541001AP / AF by using this mode before program operation and automatically set program voltage (Vpp) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to V_{IL} in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to V_{IH} . These two codes possess an odd parity with the parity bit of MSB (D7).

The following table shows electric signature of TC541000AP/AF/TC541001AP/AF.

SIGNATURE	PINS	AO	D7	D6	D5	D4	D3	D2	D1	D0	HEX. DATA
Manufacture Code		VIL	1	0	0	1	1	0	0	0	98
Device Code	TC541000AP/AF	VIH	1	0	0	0	0	1	1	0	86
	TC541001AP/AF		0	0	0	0	0	1	1	1	07

Notes: A9=12V±0.5V

A1~A8, A10~A16, \overline{CE} , $\overline{OE} = V_{II}$


 $\overline{PGM} = V_{IH}$


OUTLINE DRAWINGS

• Plastic DIP

DIP32-P-600

Unit: mm






OUTLINE DRAWINGS

• Plastic SOP

SOP32-P-525



Note: Packge width and length do not include mold protrusion, allowable mold protrusion is 0.15mm