OKI semiconductor

MSM6951B

ANALOG FRONT END LSI FOR MULTI-STANDARD MODEM

GENERAL DESCRIPTION

The MSM6951B is an analog front-end LSI which is fabricated by OKi's low power consumption CMOS silicon gate technology for modem chip set based on Bell 212A, CCITT V.21, V.22, V.23 and V.22 bis standard. The MSM6951 consists of two BPFs, for low band and high band, an A/D converter with 8-bit parallel output, a D/A converter with 8-bit parallel input, an AGC circuit controlled by external digital signals, a guard tone generator (550 Hz/1800 Hz selectable) and some analog signal control switches for various applications.

The MSM6951B communicates with a modulator and a demodulator via each 8 bits parallel digital line.

This chip does not contain a carrier detect function but it will be performed with a digital signal processor dedicated to implement a demodulator by using digital signals from the A/D converter.

This device provides an analog signal input, an analog signal output and some signal-loop control inputs, and requires a 3.6864 MHz clock input to generate the operating time-base.

FEATURES


- Conforms to Bell 212A, CCITT V.21, V.22, V.23 and V.22 bis
- 8-bit parallel output A/D converter and 8-bit parallel input D/A converter on chip.
- On-chip voltage reference.
- On-chip AGC circuit controlled by 8-bit external digital signal, over the received signal level range of 48 dB with 0.19 dB step.
- Dynamic range: 70 dB
- Guard tone mixing function: 550 Hz or 1800 Hz.

 On-chip multi-purpose LPF for tone transmitting and call progress detection.


Preliminary

- Provides AC loop test function, a transmitting analog signal can be looped back as a receive analog signal within the chip.
- Supply voltage: ±5V.
- Low power dissipation: 115 mW.
- 3.6864 MHz external clock for operation.
- 42-pin plastic DIP MSM6951BRS 56-pin plastic FLAT

PIN CONFIGURATION (Top view)



BLOCK DIAGRAM



Pin Assignment

RS GS JS JS Transmit signal digital data input to DA (LSB)			Pin No	٥.	0	F
TD2	Pin Name	RS	GS	JS	In/Out	Function
TD3	TD1	1	51	2	Input	Transmit signal digital data input to DA (LSB)
TD4	TD2	2	52	3	Input	Transmit signal digital data input to DA
TD5	TD3	3	53	4	Input	Transmit signal digital data input to DA
TD6	TD4	4	54	5	Input	Transmit signal digital data input to DA
TD7	TD5	5	55	6	Input	Transmit signal digital data input to DA
TDB	TD6	6	3	7	Input	Transmit signal digital data input to DA
WRITE	TD7	7	4	8	Input	Transmit signal digital data input to DA
MCK 10 7 11 Input Master clock input 3.6864 MHz START 11 8 12 Input Control signal for starting of AD conversion READ 12 9 13 Input RD reading control signal for AD RD1 13 10 14 In/Out Receive signal digital data output from AD RD2 14 11 15 In/Out Receive signal digital data output from AD RD3 15 12 16 In/Out Receive signal digital data output from AD RD4 16 13 17 In/Out Receive signal digital data output from AD RD5 17 16 18 In/Out Receive signal digital data output from AD RD6 18 17 19 In/Out Receive signal digital data output from AD RD7 19 18 20 In/Out Receive signal digital data output from AD RD7 19 18 20 In/Out Receive signal digital data output from AD RD8 20	TD8	8	5	9	Input	Transmit signal digital data input to DA (MSB)
START 11 8 12 Input Control signal for starting of AD conversion READ 12 9 13 Input RD reading control signal for AD RD1 13 10 14 In/Out Receive signal digital data output from AD RD2 14 11 15 In/Out Receive signal digital data output from AD RD3 15 12 16 In/Out Receive signal digital data output from AD RD4 16 13 17 In/Out Receive signal digital data output from AD RD5 17 16 18 In/Out Receive signal digital data output from AD RD6 18 17 19 In/Out Receive signal digital data output from AD RD7 19 18 20 In/Out Receive signal digital data output from AD RD8 20 19 21 In/Out Receive signal digital data output from AD RD8 20 19 21 In/Out Receive signal digital data output from AD RD7	WRITE	9	6	10	Input	TD writing control signal for DA
READ 12 9 13 Input RD reading control signal for AD	MCK	10	7	11	Input	Master clock input 3.6864 MHz
RD1	START	11	8	12	Input	Control signal for starting of AD conversion
RD2	READ	12	9	13	Input	RD reading control signal for AD
RD3	RD1	13	10	14	In/Out	Receive signal digital data output from AD (LSB)
RD4	RD2	14	11	15	In/Out	Receive signal digital data output from AD
RD5	RD3	15	12	16	In/Out	Receive signal digital data output from AD
RD6	RD4	16	13	17	In/Out	Receive signal digital data output from AD
RD7	RD5	17	16	18	In/Out	Receive signal digital data output from AD
RD8	RD6	18	17	19	In/Out	Receive signal digital data output from AD
VDD2 21 20 22 Positive power supply (+5 V) DG 22 22, 23 23, 24 Digital ground (0 V) AG 23 24 25 Analog ground (0 V) AGCC 24 25 External capacitor terminal for AGC VR 26 29 28 Output External capacitor terminal for reference voltage AIN 27 30 29 Input Receive analog signal input DT 28 31 30 Input DTMF signal transmitting loop PT 29 32 31 Input DTMF signal transmitting loop AOUT 30 33 32 Output Transmit analog signal output LT 31 35 33 Input AC loop test FT 32 36 34 Input XIN enable (Filter test or External input) GT 33 37 35 Input External transmit analog signal input SP 35 39 37 In	RD7	19	18	20	In/Out	Receive signal digital data output from AD
DG 22 22, 23 23, 24 Digital ground (0 V) AG 23 24 25 Analog ground (0 V) AGCC 24 25 26 External capacitor terminal for AGC VR 26 29 28 Output External capacitor terminal for reference voltage AIN 27 30 29 Input Receive analog signal input DT 28 31 30 Input Dial tone detecting loop PT 29 32 31 Input DTMF signal transmitting loop AOUT 30 33 32 Output Transmit analog signal output LT 31 35 33 Input AC loop test FT 32 36 34 Input AC loop test FT 32 36 34 Input AC loop test FT 32 36 34 Input AC loop test XIN 34 38 36 Input External transmit analog signal input SP 35 39 37 Input V.23 transmitting loop<	RD8	20	19	21	In/Out	Receive signal sigital data output from AD (MSB)
AG 23 24 25 Analog ground (0 V) AGCC 24 25 26 External capacitor terminal for AGC VR 26 29 28 Output Duit External capacitor terminal for reference voltage AIN 27 30 29 Input Receive analog signal input DT 28 31 30 Input Dial tone detecting loop PT 29 32 31 Input DTMF signal transmitting loop AOUT 30 33 32 Output Transmit analog signal output LT 31 35 33 Input AC loop test FT 32 36 34 Input AC loop test FT 32 36 34 Input Guard tone select (1800/550 Hz) XIN 34 38 36 Input External transmit analog signal input SP 35 39 37 Input V.23 transmitting loop MODE 36 40 38 Input Originate/Answer mode select RFO 37 41 39 <td>VDD2</td> <td>21</td> <td>20</td> <td>22</td> <td></td> <td>Positive power supply (+5 V)</td>	VDD2	21	20	22		Positive power supply (+5 V)
AGCC 24 25 26 External capacitor terminal for AGC VR 26 29 28 Output External capacitor terminal for reference voltage AIN 27 30 29 Input Receive analog signal input DT 28 31 30 Input DTMF signal transmitting loop PT 29 32 31 Input DTMF signal transmitting loop AOUT 30 33 32 Output Transmit analog signal output LT 31 35 33 Input AC loop test FT 32 36 34 Input XIN enable (Filter test or External input) GT 33 37 35 Input Guard tone select (1800/550 Hz) XIN 34 38 36 Input External transmit analog signal input SP 35 39 37 Input V.23 transmitting loop MODE 36 40 38 Input Originate/Answer mode select RFO 37 41 39 Output Receive filter output AGCI 38 <td>DG</td> <td>22</td> <td>22, 23</td> <td>23, 24</td> <td></td> <td>Digital ground (0 V)</td>	DG	22	22, 23	23, 24		Digital ground (0 V)
VR 26 29 28 Output External capacitor terminal for reference voltage AIN 27 30 29 Input Receive analog signal input DT 28 31 30 Input Dial tone detecting loop PT 29 32 31 Input DTMF signal transmitting loop AOUT 30 33 32 Output Transmit analog signal output LT 31 35 33 Input AC loop test FT 32 36 34 Input XIN enable (Filter test or External input) GT 33 37 35 Input Guard tone select (1800/550 Hz) XIN 34 38 36 Input External transmit analog signal input SP 35 39 37 Input V.23 transmitting loop MODE 36 40 38 Input Originate/Answer mode select RFO 37 41 39 Output Receive filter output AGCI 38 44 40 Input AGC circuit input GR2 39 45 41 Output External resistor terminal for Guard tone level GR1 40 47 42 Input External resistor terminal for Guard tone level VSS 41 48 43 Negative power supply (-5 V)	AG	23	24	25		Analog ground (0 V)
AIN 27 30 29 Input Receive analog signal input DT 28 31 30 Input Dial tone detecting loop PT 29 32 31 Input DTMF signal transmitting loop AOUT 30 33 32 Output Transmit analog signal output LT 31 35 33 Input AC loop test FT 32 36 34 Input XIN enable (Filter test or External input) GT 33 37 35 Input Guard tone select (1800/550 Hz) XIN 34 38 36 Input External transmit analog signal input SP 35 39 37 Input V.23 transmitting loop MODE 36 40 38 Input Originate/Answer mode select RFO 37 41 39 Output Receive filter output AGCI 38 44 40 Input External resistor terminal for Guard tone level	AGCC	24	25	26		External capacitor terminal for AGC
DT 28 31 30 Input Dial tone detecting loop PT 29 32 31 Input DTMF signal transmitting loop AOUT 30 33 32 Output Transmit analog signal output LT 31 35 33 Input AC loop test FT 32 36 34 Input XIN enable (Filter test or External input) GT 33 37 35 Input Guard tone select (1800/550 Hz) XIN 34 38 36 Input External transmit analog signal input SP 35 39 37 Input V.23 transmitting loop MODE 36 40 38 Input Originate/Answer mode select RFO 37 41 39 Output Receive filter output AGCI 38 44 40 Input AGC circuit input GR2 39 45 41 Output External resistor terminal for Guard tone level	VR	26	29	28	Output	External capacitor terminal for reference voltage
PT 29 32 31 Input DTMF signal transmitting loop AOUT 30 33 32 Output Transmit analog signal output LT 31 35 33 Input AC loop test FT 32 36 34 Input XIN enable (Filter test or External input) GT 33 37 35 Input Guard tone select (1800/550 Hz) XIN 34 38 36 Input External transmit analog signal input SP 35 39 37 Input V.23 transmitting loop MODE 36 40 38 Input Originate/Answer mode select RFO 37 41 39 Output Receive filter output AGCI 38 44 40 Input AGC circuit input GR2 39 45 41 Output External resistor terminal for Guard tone level VSS 41 48 43 Negative power supply (-5 V)	AIN	27	30	29	Input	Receive analog signal input
AOUT 30 33 32 Output Transmit analog signal output LT 31 35 33 Input AC loop test FT 32 36 34 Input XIN enable (Filter test or External input) GT 33 37 35 Input Guard tone select (1800/550 Hz) XIN 34 38 36 Input External transmit analog signal input SP 35 39 37 Input V.23 transmitting loop MODE 36 40 38 Input Originate/Answer mode select RFO 37 41 39 Output Receive filter output AGCI 38 44 40 Input AGC circuit input GR2 39 45 41 Output External resistor terminal for Guard tone level GR1 40 47 42 Input External resistor terminal for Guard tone level VSS 41 48 43 Negative power supply (-5 V)	DT	28	31	30	Input	Dial tone detecting loop
LT 31 35 33 Input AC loop test FT 32 36 34 Input XIN enable (Filter test or External input) GT 33 37 35 Input Guard tone select (1800/550 Hz) XIN 34 38 36 Input External transmit analog signal input SP 35 39 37 Input V.23 transmitting loop MODE 36 40 38 Input Originate/Answer mode select RFO 37 41 39 Output Receive filter output AGCI 38 44 40 Input AGC circuit input GR2 39 45 41 Output External resistor terminal for Guard tone level VSS 41 48 43 Negative power supply (-5 V)	PT	29	32	31	Input	DTMF signal transmitting loop
FT 32 36 34 Input XIN enable (Filter test or External input) GT 33 37 35 Input Guard tone select (1800/550 Hz) XIN 34 38 36 Input External transmit analog signal input SP 35 39 37 Input V.23 transmitting loop MODE 36 40 38 Input Originate/Answer mode select RFO 37 41 39 Output Receive filter output AGCI 38 44 40 Input AGC circuit input GR2 39 45 41 Output External resistor terminal for Guard tone level VSS 41 48 43 Negative power supply (-5 V)	AOUT	30	33	32	Output	Transmit analog signal output
GT 33 37 35 Input Guard tone select (1800/550 Hz) XIN 34 38 36 Input External transmit analog signal input SP 35 39 37 Input V.23 transmitting loop MODE 36 40 38 Input Originate/Answer mode select RFO 37 41 39 Output Receive filter output AGCI 38 44 40 Input AGC circuit input GR2 39 45 41 Output External resistor terminal for Guard tone level GR1 40 47 42 Input External resistor terminal for Guard tone level VSS 41 48 43 Negative power supply (-5 V)	LT	31	35	33	Input	AC loop test
XIN 34 38 36 Input External transmit analog signal input SP 35 39 37 Input V.23 transmitting loop MODE 36 40 38 Input Originate/Answer mode select RFO 37 41 39 Output Receive filter output AGCI 38 44 40 Input AGC circuit input GR2 39 45 41 Output External resistor terminal for Guard tone level GR1 40 47 42 Input External resistor terminal for Guard tone level VSS 41 48 43 Negative power supply (-5 V)	FT	32	36	34	Input	XIN enable (Filter test or External input)
SP 35 39 37 Input V.23 transmitting loop MODE 36 40 38 Input Originate/Answer mode select RFO 37 41 39 Output Receive filter output AGCI 38 44 40 Input AGC circuit input GR2 39 45 41 Output External resistor terminal for Guard tone level GR1 40 47 42 Input External resistor terminal for Guard tone level VSS 41 48 43 Negative power supply (-5 V)	GT	33	37	35	Input	Guard tone select (1800/550 Hz)
MODE 36 40 38 Input Originate/Answer mode select RFO 37 41 39 Output Receive filter output AGCI 38 44 40 Input AGC circuit input GR2 39 45 41 Output External resistor terminal for Guard tone level GR1 40 47 42 Input External resistor terminal for Guard tone level VSS 41 48 43 Negative power supply (-5 V)	XIN	34	38	36	Input	External transmit analog signal input
RFÖ 37 41 39 Output Receive filter output AGCI 38 44 40 Input AGC circuit input GR2 39 45 41 Output External resistor terminal for Guard tone level GR1 40 47 42 Input External resistor terminal for Guard tone level VSS 41 48 43 Negative power supply (-5 V)	SP	35	39	37	Input	V.23 transmitting loop
AGCI 38 44 40 Input AGC circuit input GR2 39 45 41 Output External resistor terminal for Guard tone level GR1 40 47 42 Input External resistor terminal for Guard tone level VSS 41 48 43 Negative power supply (-5 V)	MODE	36	40	38	Input	Originate/Answer mode select
GR2 39 45 41 Output External resistor terminal for Guard tone level GR1 40 47 42 Input External resistor terminal for Guard tone level VSS 41 48 43 Negative power supply (-5 V)	RFŌ	37	41	39	Output	Receive filter output
GR1 40 47 42 Input External resistor terminal for Guard tone level VSS 41 48 43 Negative power supply (-5 V)	AGCI	38	44	40	Input	AGC circuit input
VSS 41 48 43 Negative power supply (-5 V)	GR2	39	45	41	Output	External resistor terminal for Guard tone level
	GR1	40	47	42	Input	External resistor terminal for Guard tone level
VDD1 42 21.49 44 Positive power supply (+5 V)	VSS	41	48	43		Negative power supply (-5 V)
	VDD1	42	21,49	44		Positive power supply (+5 V)

ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Parameter	Symbol	Conditions	Ratings	Unit	
8	VDD		-0.3 ~ +7		
Supply voltage	VSS	Ta = 25°C	+0.3 ~ -7		
Analog input voltage	VIA	with respect to AG or DG	VSS - 0.3 ~ VDD + 0.3	V	
Digital input voltage	VID		-0.3 ~ VDD + 0.3		
Operating temperature	TOP		-40 ~ + 85	° 0	
Storage temperature	TSTG	_	-55 ~ +150	°C	

2. Recommended Operating Conditions

Parameter	Symbol	Condition	Min	Тур	Max	Unit
	V _{DD}		4.75	5.00	5.25	
Power Supply Voltage	VSS	With Respect to AG or DG	-5.25	-5.00	-4.75	٧
	AG, DG	_	-	0	_	
Operating temperature	TOP	-	0	-	70	°C
R ₀	_	_	_	51	-	kΩ
R,	-	Transformer	_	600	-	
R ₂	-	Impedance (Hybrid) $ \left[\frac{600 \ \Omega}{600 \ \Omega} \right] : 600 \ \Omega $	-	600		Ω
R,		$\left[\frac{600 \Omega}{600 \Omega}\right]$. 600Ω	_	300	-	
R ₄	· -		-	51	_	
R,			_	51		i
R ₆			_	51	_	
R,	_		_	51	-	
R _s	_	-	_	51	_	kΩ
R,			_	51	_	
R ₁₀	_		_	100	-	
Co			_	0.1	_	
Ci	_		_	2.2		
C ₂	_		_	1	-	
C ₃	_	-	_	0.1	_	_
C.	_		_	1		μF
C,, C,, C,	_		_	10	_	
C ₆ , C ₈	_		_	1	_	
$\mathbf{R_{11}} \sim \mathbf{R_{18}}$	_	-		20	_	kΩ
Master Clock Frequency	FMCK	_	3.6860	3.6864	3.6867	МН
MCK Duty Cycle	РМСК	50% to 50%	30	50	70	%
Digital Input Rise Time	TR	TD1 ~ TD8, WRITE,	0	_	50	nS
Digital Input Fall Time	TF	START, READ, RD: ~RDs, See Figure 1	0	_	50	n S

Parameter	Symbol	Condition	Min	Тур	Max	Unit
WRITE Period	TPW		104	_	143	μS
WRITE Width	Tww		0.55		85	μS
START Period	TPS	See Figure 2, 3	98.2	_	143	μS
START Width	Tws		1.1	-	79	μS
READ Width	Twr		3.2	_	*	μS
START → READ Timing	TSR		80		*	μS
READ → START Timing	TRS		15	_	*	μS
Allowable XIN Input DC Offset Voltage	Vosxin	_	-100	_	+100	mV
Allowable AIN Input DC Offset Voltage	VOSAIN	_	-100	-	+100	mV

^{*} TWR MAX = TPS - TSR - TRS
TSR MAX = TPS - TWR - TRS
TRS MAX = TPS - TWR - TSR

3. Power Dissipation

 $(V_{DD} = +5 V \pm 5\%, V_{SS} = -5 V \pm 5\%, T_a = 0 \sim 70^{\circ} C)$

·	755 - 1 - 20, 133 - 1 - 20, 14 0							
Parameter	Symbol	Condition	Min	Тур	Max	Unit		
Positive Power Supply Current	IDD	_	-	12	20	mA		
Negative Power Supply Current	¹ss	_	-	11	20	mA		

Note: $I_{DD} = I_{DD1} (V_{DD1} pin) + I_{DD2} (V_{DD2} pin)$

4. Digital Interface

 $(V_{DD} = +5 \ V \pm 5\%, V_{SS} = -5 \ V \pm 5\%, T_a = 0 \sim 70^{\circ} C)$

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Input Low Voltage	VIL	_	_	_	0.6	٧
Input High Voltage	VIH	_	2.2	_	_	٧
Output Low Voltage	VOL	I _{OL} = 0.36 mA	-	_	0.4	V
Output High Voltage	Voн	ΙΟΗ = 20 μΑ	2.4	_	_	٧
Input Low Current	ИL	DG SVIN SVIL	-10	_	10	μА
Input High Current	Чн	$v_{IH} \le v_{IN} \le v_{DD}$	-10	-	10	μА
DA Data Set-up Time	T _{SD}	See Fig. 2	0	-	-	μS
DA Data Hold Time	THD	See Figure 3	1.2	_	_	μS
AGC Data Set-up Time	T _{SA}	0 5: 0	0	_	_	μS
AGC Data Hold Time	THA	See Figure 2	2.2	-	-	μS
AD Data	T _{D1}	Pull-up Resistor	0	_	3	μS
Output Delay Time	T _{D2}	= 20 KΩ See Figure 2	0.5	-	3	μS

5. ANALOG INTERFACE

$(VDD = +5V \pm 5\%, -5V \pm 5\%, Ta = 0 \sim 70^{\circ}C)$

Reference Voltage (VR)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Reference Voltage	VR		2.40	2.50	2.60	٧

Transmit Modem Signal Characteristics (XIN, AOUT)

F	Parameter	Symbol	Cond	dition	Min	Тур	Max	Unit
Input Res	istance	RXIN	XIN f _{XIN}	≦ 5KHz	500			ΚΩ
Input Vol	tage	VXIN	XIN	XIN			5	V _{PP}
Output V	Output Voltage		RAOUT≧ 2 CAOUT≦ 1		5			V _{PP}
Load Resi	Load Resistance				20			ΚΩ
Load Capa	acitance	CAOUT					100	PF.
DC Offset	Voltage	VOST	AOUT, XIN	i = 0V	- 500	0	+ 500	m∨
*1 Absolute Voltage Gain	Bell 212A/	GT1	Originate	1200Hz, 0dBm	- 1.5	0	+ 1.5	dB
	V.22/V.22bis	GT2	Answer	2400Hz, 0dBm	- 1.5	0	+ 1.5	dB
	Tone Transmit	GT3	GT = 1, 102	0Hz, 0dBm	- 1.5	0	+ 1.5	dB
Gain Track	king	TGT1	GT1 – GT2	GT1 – GT2		0	+ 1.0	dB
*2 AOUT	Bell 212A/	VT1	Originate	1200Hz		6.5/6.6		dBm
Signal	V.22/V.22bis	VT2	Answer	2400Hz		5.2/6.0		dBm
Level	Tone Transmit	VT3	GT = 1, 102	0Hz		6.6/6.7		dBm
		NIDLT1	Originate	0.3~		- 60	- 55	dBm
		NIDLT2	Answer	3.4KHz		- 56	- 50	dBm
*3 Idle Channel	Bell 212A/ V.22/V.22bis	NIDLT3	Originate	1.8~ 3KHz		- 76	- 65	dBm
Noise		NIDLT4	Answer	0.6~ 1.8KHz		- 73	- 65	dBm
	Tone Transmit	NIDLT5	GT = 1	0.3~ 3.4KHz		- 66	- 60	dBm

Parameter Clock Noise		Symbol	Cond	Condition		Тур	Max	Unit
		NCLKT	CLKT All modes, at 57.6KHz				- 50	dBm
Total Harmonic Distor- tion	Bell 212A/	THDT1	Originate	1200Hz, 0dBm		- 52	- 50	dB
	V.22/V.22bis	THDT2	Answer 2400Hz, 0dBm			- 45	- 43	dB
	Tone Transmit	THDT3	GT = 1, 1020Hz, 0dBm			- 48	- 45	dB

^{*1} GT = 20 log (VAOUT/VXIN)

① / ② ①;WRITE = 7.2KHz, ②; WRITE = 9.6KHz

Note) 0dBm = 0.775Vrms

Guard Tone (AOUT)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
_	FGT1 GT = 0		530	553.8	570	Hz
Tone Frequency	FGT2	GT = 1	1780	1800	.1820	Hz
	VGT1	VGT1 GT = 0, R8 = Opened		0	1.0	dBm
Tone Amplitude	VGT2	GT = 1, R8 = Opened	- 1.0	0	1.0	dBm
Total Harmonic Distortion	THDGT1	GT = 0, VGT1 = - 4dBm		- 63	- 57	dB
(2nd and 3rd) *	THDGT2	GT = 1, VGT2 = - 4dBm		- 51	- 45	dB

^{*} Harmonics above 3rd harmonic are negligible.

^{*2} DA input level is maximum, XIN = DA0

^{*3} Idle Channel Noise is defined with no weighted filter.

V.21/V.23 Transmit Signal Characteristics (XIN, AOUT)

Р	arameter	Symbol	Cond	ition	Min	Тур	Max	Unit
		GT4	Originate	1080Hz, 0dBm	- 1.5	0	+ 1.5	dB
*1 Absolute	CCITT V.21	GT5	Answer	1750Hz, 0dBm	- 1.5	0	+ 1.5	dB
Voltage Gain		GT6	Main	1700Hz, 0dBm	- 1.5	0	+ 1.5	dB
	CCITT V.23	GT7	Backward	420Hz, 0dBm	- 1.5	0	+ 1.5	dB
Gain	CCITT V.21	TGT2	GT4 – GT5		- 1	0	1	dB
Tracking	CCITT V.23	тдт3	GT6 GT7		- 1.5	0	1.5	dB
*2 AOUT	CCITT 1/ 24	VT4	Originate	1080Hz		6.5/6.7		dBm
	CCITT V.21	VT5	Answer	1750Hz		6.0/6.4		dBm
Signal Level	CCITT V 22	VT6	Main	1700Hz		6.1/6.4		dBm
	CCITT V.23	VT7	Backward	420Hz		6.8/6.8		dBm
*\$		NIDLT6	Originate			- 59	- 55	dBm
1dle	CCITT V.21	NIDLT7	Answer	0.3~		- 56	- 50	dBm
Channel Noise		NIDLT8	Main	3.4KHz		- 63	- 55	dBm
140130	CCITT V.23	NIDLT9	Backward			- 67	- 60	dBm
		THDT4	Originate	1080Hz, 0dBm		- 53	- 50	dB
Total Harmonic	CCITT V.21	THDT5	Answer	1750Hz, 0dBm		- 48	- 43	dB
Distor- tion	CCITT V 22	THDT6	Main	1700Hz, 0dBm		- 50	- 45	dB
	CCITT V.23	THDT7	Backward	420Hz, 0dBm		- 59	- 55	dB

^{*1} GT = 20 log (VAOUT/VXIN)

① / ② ①; WRITE = 7.2KHz, ②; WRITE = 9.6KHz

Note) 0dBm = 0.775Vrms

^{*2} DA input level is maximum, XIN = DA0

^{*3} Idle Channel Noise is defined with no weighted filter.

Receive Modem Signal Characteristics (AIN, RFO)

P	arameter	Symbol	Cond	ition	Min	Тур	Max	Unit
Input Resi	stance	RAIN	AIN f _{XIN}	≦ 5KHz	500			ΚΩ
Input Volt	age Swing	VAIN	AIN				5	V _{PP}
Output Vo	oltage	VRFO	RRFO ≥ 20K CRFO ≤ 100		5			V _{PP}
Load Resis	tance	RRFO	RFO		20			ΚΩ
Load Capa	citance	CRFO	RFO				100	PF
DC Offset	Voltage	VOSR	RFO		- 500	0	+ 500	mV
*1	Bell 212A/	GR1	Answer	1200Hz, 3dBm	- 1.5	0	+ 1.5	dB
Absolute Voltage Gain	V.22/V.22bis	GR2	Originate	2400Hz, 3dBm	- 1.5	0	+ 1.5	dB
	Tone Receive	GR3	GT = 0, 300	Hz, 3dBm	- 1.5	0	+ 1.5	dB
Gain Track	Gain Tracking		GR1 – GR2		- 1.0	0	+ 1.0	dB
*2	Bell 212A/	NIDLR1	Answer			- 63	- 57	dBm
Idie Channel	V.22/V.22bis	NIDLR2	Originate	0.3~ 3.4KHz		- 63	- 57	dBm
Noise	Tone Receive	NIDLR3	GT = 0			- 69	- 57	dBm
		NCLKR1	All modes,	at 57.6KHz			- 45	dBm
Clock Nois	e	NCLKR2	GT = 0, at N	× 14.4KHz			- 45	dBm
		THDR1	Answer	1200Hz, + 3dBm		- 47	- 43	dB
	Bell 212A/ V.22/V.22bis	THDR2	Originate	2400Hz, + 3dBm		- 41	- 37	dB
Total Harmonic Distor-		THDR3	Originate	1200Hz, 0dBm		- 58	- 53	dB
tion		THDR4	Answer	2400Hz, 0dBm		- 90	- 55	dB
	Tone Receive	THDR5	GT = 0, 3008 + 3dBm	⊣z,		- 57	- 49	dB

^{*1} GR = 20 log (VRFO/VAIN)*2 Idle Channel Noise is defined with no weighted filter.

V.21/V.23 Receive Signal Characteristics (AIN, RFO)

P	arameter	Symbol	Cond	ition	Min	Тур	Max	Unit
		GR4	Answer	1080Hz, 3dBm	- 1.5	0	+ 1.5	dB
*1 Absolute	CCITT V.21	GR5	Originate	1750Hz, 3dBm	- 1.5	0	+ 1.5	dB
Voltage Gain		GR6	Main	1700Hz, 3dBm	- 1.5	0	+ 1.5	dB
	CCITT V.23	GR7	Backward	Backward 420Hz, 3dBm		0	+ 1.5	dB
Gain	CCITT V.21	TGR2	GR4 – GR5		- 1	0	1	dB
Tracking	CCITT V.23	TGR3	GR6 – GR7		- 1.5	0	1.5	dB
		NIDLR4	Answer			- 62	- 57	dBm
*2 idle	CCITT V.21	NIDLR5	Originate	0.3~		- 62	- 57	dBm
Channel Noise		NIDLR6	Main	3.4KHz		- 66	- 57	dBm
NOISE	CCITT V.23	NIDLR7	Backward			- 69	- 57	dBm
		THDR6	Answer	1080Hz, + 3dBm		- 47	- 43	dB
Total Harmonic	CCITT V.21	THDR7	Originate	1750Hz, + 3dBm		- 43	- 40	dB
Distor- tion		THDR8	Answer	1750Hz, 0dBm		- 100	- 50	dВ
		THDR9	Originate	1080Hz, 0dBm		- 67	- 50	dB
		THDR10	Main	1700Hz, + 3dBm		- 43	- 40	dВ
	CCITT V.23	THDR11	Backward	420Hz, + 3dBm		- 58	- 50	dB
		THDR12	Main	420Hz, 0dBm		- 60	- 50	dВ
		THDR13	Backward	1700Hz, 0dBm		- 90	- 50	dB

^{*1} GR = 20 log (VRFO/VAIN)

^{*2} Idle Channel Noise is defined with no weighted filter.

6. Filter Transfer Characteristics Low-band BPF

 $(V_{DD} = +5 \text{ V } \pm 5\%, V_{SS} = -5 \text{ V } \pm 5\%, T_a = 0 \sim 70^{\circ} \text{ C})$

		- 00				
	G _{FL}	508 Hz/406 Hz*	-	-44	-40	dB
	G _{FL₂}	555 Hz/444 Hz	_	-60	-45	dB
	G _{FL₃}	898 Hz/718 Hz	- 1.5	0	+1.5	dB
,	G _{FL₄}	1,008 Hz/806 Hz	Ref	erred Ga	ain O	dB
Relative Voltage Gain to GFL₄	G _{FL} s	1,148 Hz/918 Hz	- 1.5	0	+1.5	dB
Dain to Sp L4	G _{FL6}	1,352 Hz/1,082 Hz	– 1.5	0	+1.5	dB
	GFL,	1,508 Hz/1,206 Hz	- 2	0	+1	dB
	GFL:	1,805 Hz/1,444 Hz	_	-65	-45	dB
	G _{FL} ,	2400 Hz/1,920 Hz	-	-55	-50	dB
Group Delay Distortion	G _{D L}	900 ~ 1,500 Hz/ 720 ~ 1,200 Hz	_	_	100/120	μS

^{*} Bell212A, V.22, V.22 bis/V.21

High-band BPF

Parameter	Symbol	Condition	Min	Тур	Max	Uni
	G _{FH1}	1,195 Hz/956 Hz*	_	-55	-50	dВ
	GFH₂	1,641 Hz/1,313 Hz	T-	-55	-50	dB
	G _{FH₃}	2,055 Hz/1,644 Hz	- 1.5	0	+ 1.5	dB
	G _{FH₄}	2,195 Hz/1,756 Hz	Ref	erred G	ain ()	dB
Relative Voltage Gain to GFH ₄	GFH,	2,398 Hz/1,918 Hz	- 1.5	0	+1.5	dB
	G _{FH6}	2,602 Hz/2,082 Hz	-1.5	0	+ 1.5	dB
	G _{FH7}	2,742 Hz/2,194 Hz	-1.2	0	+ 1.8	dB
	G _{FH} 8	3,211 Hz/2,569 Hz	_	-43	-38	dB
	G _{FH} ,	3,398 Hz/2,718 Hz		-35	- 29	dB
Group Delay Distortion	G _{DH}	2,100~2,700 Hz/ 1,680~2,160 Hz	_		200/ 240	μS

^{*} Bell212A, V.22, V.22 bis/V.21

Multi-purpose LPF

Parameter	Symbol	Cond	dition	Min	Тур	Max	Unit
	GFLF,	211 Hz		-1	0	+1	dB
	GFLF ₂	305 Hz		Ref	erred Ga	in O	dB
Relative Voltage Gain to GLPF1	GFLF3	617 Hz	GT=0	-1	0	+1	dB
YLPF1	GFLF4	898 Hz		_	50	-40	dB
	G _{FLF} s	1,695 Hz		_	- 50	-46	dB
	G _{FHF1}	211 Hz		-1	0	+ 1	dB
Relative Volgate Gain to	G _{FHF₂}	305 Hz		Refe	erred Ga	in O	dB
GLPF ₂	G _{FHF₃}	2,477 Hz	GT = 1	- 1.5	0	+0.5	dB
	G _{FHF₄}	3,898 Hz		_	- 51	- 46	dB

BPF for CCITT V.23

Parameter	Symbol	Condition	Min	Тур	Max	Unit
	G _{FB1}	414 Hz	_	- 49	-44	dB
	G _{FB₂}	602 Hz	_	- 32	- 27	dB
	G _{FB} 3	789 Hz	-1.5	0	+1.5	dB
Relative Voltage Gain to GFB4	G _{FB4}	1,695 Hz	Refe	erred Ga	in O	dB
-FB4	GFB5	2,602 Hz	-1.5	0	+ 1.5	dB
	GFB ₆	3,008 Hz		- 15	-12	d₿
	G _{FB} ,	3,398 Hz		-36	- 32	dB

7. AGC Circuit and DA, AD Converters

 $(V_{DD} = +5 \text{ V } \pm 5\%, V_{SS} = -5 \text{ V } \pm 5\%, T_a = 0 \sim 70^{\circ} \text{ C})$

Parameter	Symbol	Condition	Min	Тур	Max	Unit

AGC Amplifier

Input Resistance	RAGCI	-	_	1	-	МΩ
Variable Voltage Gain Range	G _{AGC}	_	-4	_	+43.8	dB
Voltage Gain Accuracy	GE	_	-0.4	+0.03 ~ -0.17	+0.4	dB
Output DC Offset Voltage	Vosage	_	-60 (-3)	_	+60 (+3)	mV (LSB)


Transmit Digital to Analog Converter


Bits of Resolution		BREST		_	8	-	bit
End-point Linearity		NLDA	_	-	0.36	0.5	%
Differential N	lon-linearity	DNLDA	-	_	1/5	1/2	LSB
	Plus Full Scale	PFVDA		_	+2,481	_	mV
Full Scale	Minus Full Scale	NFVDA		-	-2,500	_	m∨
DC Offset Vo	C Offset Voltage		_	-10	-1.5	+10	mV


Receive Analog to Digital Converter


Bits of Resol	ution	BRESR	_	_	8	_	bit
End-point Li	d-point Linearity		-	_	0.24	0.5	%
Differential N	Non-linearity	DNLAD	-	_	1/5	1/2	LSB
E. II Carlo	Plus Full Scale	PFV _{AD}	-	_	+2,481	_	mV
Full Scale	Minus Full Scale	NFV _{AD}	_	_	- 2,500	_	mV
DC Offset Vo	oltage*	VOSAD	_	-1/2	-	+1/2	LSB

^{*} This specification does not include the DC offset voltage at the input of the AD converter.











Note) For CCITT V.21 mode, the passband of these BPFs is shifted down to 80% for the original.





PIN DESCRIPTION

		Pin No						_						
Pin Name	RS	GS	JS					FL	ıncti	on				
TD1~TD8	1~8	3~5, 51~ 55	2~9	Transmit signa 8 bit parallel t the DA conve TD8 is the MS	wo's	com	plen fall	nent ing e	data dge	inp of W	ut pi	ns. T	The da	ta is loaded to
				TD	8	7	6	5	4	3	2	1	Total Value	Nominal Output Voltage*
				Plus Full Scale	0	1	1	1	1	1	1	1	+127	+2,172.1 mV
													+126 ~ 1	
				Płus G	0	0	0	0	0	0	0	0	0	ò
				Minus 0	1	1	1	1	1	1	1	1	-1	-17.1 mV
													-2 ~ 127	
				Minus Full Scale	1	0	0	0	0	0	0	0	-128	-2,189.2 mV
WRITE						ltag	e is c							not care
				This signal ena The digital inp at the falling e signal. The analog ou edge of WRITI 104 μsec ~ 14 performance ti	dge o tput : Ē sigr	om T of Wi signa nal. T	TD1 RITE I is r he c	~ T[sigr enev ycle	D8 is nal, a wed a of t Hz).	late ind t abou his s It is	hed hen t 9 µ ignal	to th conv sec a can rable	ne DA verted after t be ch e for t	converter to analog he falling osen out of he noise
МСК	10	7	11	A 3.6864 MHz time base for t		-							nis pin	. This is the
START	11	8	12	This signal ena is also used to the AGC circu the general per These two ope The cycle of the	latch it. Th rform ratio	the ne in nance ns ar	inpu out o of v e pe	it da data whick rforr	ta us is su h is c ned	ed fo pplie digita at th	or se ed fr al sig ie fai	tting om a mal p ling	the a demo proces edge o	mplitude of odulating chip, sing.
READ	12	9	13	This is a control While this pin result of the A While this pin RD1 ~ RD8 b	is at D co is at	digit nver digit	al 0 : sion al 1 :	state is ou state	the otput the	out from	put l m Ri	bus i D1 ~	s activ	rated and the terminals.
													1+	o he continued

-	1	Pin No									Func	ation
Pin Name	RS	GS	JS								runc	ction
RD1~RD8	13~	10~ 13, 16~ 19	14~ 21	When termi with When termi the fa the ga	RE nals 8 bi RE inals alling ain s inal	AD and par AD The edgettir	is set the allel is set e dat ge of ng da	AD of two tat of STA	ligita conv 's co ligita out t ART or A(l 0 s ersio mpli I 1 s o the signa GC c	tate, in res men tate, ese p al. In ircui	Py START and READ terminals. RD1 ~ RD8 become output sult is output from these pins t format. Refer to Table 2. RD1 ~ RD8 become input ins is loaded into the registers at this case, this data is used at t. GC circuit is described in Table 3. uit is about 48 dB as shown in
				REA	ĀĎ ≈	Dig	ital	0				
	,			RD,	RD,	RD.	ЯD,	RD.	AD,	AD,	RD,	Nominal Corresponding Voltage on the Input of AGC Circuit (AGCI)
				0	1	1	1	1	1	1	1	+2,480.5 mV
							,	\$				~ 19.5 mV Step
				0	0	0	٥	0	0	0	1	+19.5 mV
					0	-0	0	0	0	0	0	0
				1	1_1	1	L'	<u> </u>	1	1	<u>'</u>	-19.5 mV
						٠٠. ـ .	1	, <u>)</u>	Τ.	_	т	~ 19.5 mV Step
				<u>-</u> '	0	0	0	a	0	0	0	-2,500 mV
				<u> </u>	=					•	Tabk	9 2
				REA	D =	Digi	tal 1		T	·····	,	Y
				AD.	RD.	AD.	AD,	AD,	RD,	RD,	RD,	Nominal Absolute Voltage Gain of AGC Circuit (dB)
				1	1	1	1	1	1	1	'	+43.8
				1	_1	1	<u> </u>	1	1	1	0	+43.6
						,	,	5		r	····	0.1875 dB Step
				0	0	0	0	0	0	1	0	-3.63
				- 0	0	0	0	0	0	0		-3.81
				0	0	0	0	0	0	0	0	-4.00
											Tabi	e 3
V_{DD_2}	21	20	22	circu	pow itry	er su RD1	ipply	y is i	nteri to a	nally void	the (nected to the digital output logic deterioration to the noise s to V _{DD1} should be used.
DG	22	22, 23	23, 24	Digit	al g	oun	d, O	٧.				
AG	23	24	25	Analog ground, 0 V.								
AGCC	24	25	26	and	AG.	This	cap	acit	or is	nec		old be connected between AGCC ry to compensate the DC offset bit.


-	ı	Pin No			Function	
Pin Name	RS	GS	JS		Function	
VR	26	29	28	The MSM6951 provides and DA convertions and The electrical potential supply voltages. Figure 6 A bypass capacitor is in the silent condition recommended.	the guard tone generic is stabilized to variation of the guard tone generic is stabilized to variation of the guard tone generic is stabilized to variation of the guard tone generic is stabilized to variation of the guard tone generic is stabilized to variation of the guard tone generic is stabilized to variation of the guard tone generic is stabilized to variation of the guard tone generic is stabilized to variation of the guard tone generic is stabilized to variation of the guard tone generic is stabilized to variation of the guard tone generic is stabilized to variation of the guard tone generic is stabilized to variation of the guard tone generic is stabilized to variation of the guard tone generic is stabilized to variation of the guard tone generic is stabilized to variation of the guard tone generic is stabilized to variation of the guard tone generic is stabilized to variation of the guard tone generic is stabilized to variation of the guard tone generic is stabilized to be guard	rator. ons of temperature or
AIN	27	30	29	Receive analog signal in +7.2 dBm (5 Vp-p).	nput pin. The maximu	ım input level is about
DT, PT	28, 29	31, 32	30, 31	These pins control the for AC loop test, DTN tone. For details, refe the V. 21 or V. 23 m state.	MF tone, guard tone r to Table 8. When t	the chip is used for
AOUT	30	33	32	20 kΩ. The higher the of MSM6951B become When the full scale digition AOUT becomes as followed to the confession of the	2 and the load resistar road resistor is, the loss. it all data is input to Dows. The polarity of t	nce should be more than wer the power dissipation A, the output voltage on the output voltage and Output Voltage (AOUT)
	1			Plus Full Scale	+2.5 V	+2.17 V
	l	1	l	Minus Full Scale		-2.19 V

	-	Pin·No	•	Function										
Pin Name	RS GS JS													
LT	31	35	33	When of bypass receive must be of the	LT is used to provide the local AC loop test function. When digital 1 is input to LT, the transmit analog signal bypasses the transmit analog filter and is directly routed to the receive analog filter. At this time, the transmit analog signal must be of the same channel with the receiver. The passband of the receive analog filter is selected by LT and MODE as shown in Table 5. Receive Filter Pessband AIN AOUT									
				LT MC										
				1 0 2000 - 2800 Hz 1600 - 2240 Hz 800 - 2800 Hz 1 800 - 1600 Hz 640 - 1280 Hz 0 - 620 Hz Open Shorted to AG ((
				0 × Normal Operating State										
				* Bell 212A, CCITT V.22, V22 bis										
DAO	32	36	34	this pir pedano 500 Ks	DAO is the output of the digital to analog converter. Normally, this pin is connected to the XIN pin directly. As the output impedance is low and the minimum input impedance of XIN is 500 $\mathrm{K}\Omega$, the transferred signal level from DAO to XIN can be adjusted by the external resistors.									
GT	33	37	35	function At the the gual LPF is wider p	GT selects the frequency of the guard tone, which is a necessary function for this chip to be used internationally. At the same time, the passband of LPF is decided according to the guard tone frequency. LPF is useful also for DTMF or extra tone transmitting with its wider passband.									
				GT O	G	uard Tone Frequen	cy		s Passband 620 Hz	_				
						1,800 Hz			2480 Hz	_				
							Table	6			·			
				LPF plays a role of rejecting harmonic components from original tone. In addition to it, this LPF can be also used receiver as the band limiting filter during call progress to detection. GT is used to provide the receive and the transmit filter CCITT V.21 or V.23 modem function. Refer to Table 8.										
XIN	34	38	36	paragra	XIN is the transmit analog signal input. As described in the paragraph for DAO, XIN is normally connected to DAO directly. The maximum input level is about +7.2 dBm (5 Vp-p).									

Dia Nassa		Pin No	•	Function										
Pin Name	RS	GS	JS				run	cuon						
SP	35	39	37	V.23 an When th state.	This pin controls the transmit and receive analog signal paths for V.23 and the other standards. When the chip is used for the V.23 modem, SP should be in digital 1 state. For details, refer to Table 8.									
MODE	36	40	38	as show When d to the t receiver is input as "Ans During	MODE determines the role of each BPF by controlling SWT and SWR as shown in the circuit configuration. When digital 0 is applied to this pin, the low channel BPF is assigned to the transmitter and the high channel BPF is assigned to the receiver. This condition is called as "Originate mode". When digital 1 is input to MODE, the positions of BPFs are reversed and this is called as "Answer mode". During the AC loop back test, the frequency band used for this test becomes the receiver's channel determined by MODE.									
				MODE	Mode	Tre	nsmit Band	Hz)	Re	Receive Band (F				
						•	V.21	V.23	•	V.21	V.23			
				O	Originate	800 ~ 1600	640 ~ 1280	0 ~ 620	2000 ~ 2800	1600 ~ 2240	800 ~ 2800			
				<u> </u>	Answer	2000 ~ 2800	1600 ~ 2240	800 ~ 2800	800~ 1600	640~ 1280	0 ~ 620			
RFO	37	41	39	* Bell 212A, CCITT V.22, V.22 bis Table 7 RFO is the analog signal output of the receive filter. This signal is to be connected to the AGC circuit through an external capacitor of 0.1 µF. The load resistance should be										
AGCI	38	44	40	more than 20 kΩ. The maximum voltage swing is about 5 Vp-p. AGCI is the input pin of the AGC circuit and is connected to RFO through an external capacitor as shown in Figure 7. The role of the capacitor is to avoid a bad influence by the DC offset voltage generated in the receive filter. The input resistance is high and the maximum input voltage swing is about 5 Vp-p.										

	Pin No.			Function
Pin Name	RS	GS	JS	1 diction
GR2, GR1	39, 40	45. 47	41,	The output guard tone level can be adjusted by using external resistors as shown in Figure 8. Guard Tone Generator GR2 ADDER AOUT GR1 R8 + R9 \geq 20K Ω R9 R8 Figure 8 (MSM6951 BRS) The approximate output tone level is determined by the following equation. VAOUT = $20 \cdot \log \frac{R_8}{R_8 + R_9}$ [dBm] In Bell's standard sets, the guard tone function is not applied.
VSS	41	48	43	Negative power supply, -5 V.
V _{DD1}	42	21, 49	44	Positive power supply, +5 V.

MSM6951BRS CIRCUIT WIRING ILLUSTRATION



APPLICATION INFORMATIONS

1. Typical Master Clock (MCK) Frequency and WRITE, START, READ signals.




Figure 10 shows the typical design for the operating clock and control signals.

It is desirable to use one time base for the noise performance of the modem system.

2. Consideration for Transmit Signal Level Diagram

The consideration is difficult to be described because of the Aperture Effect* depending on the sampling period and the peak factor in PSK (1200 bps) and QAM (2400 bps) modes. *See Figure 12.

To make easy understandings, the following model should be defined here.


Sampling period

; 8KHz

Modem mode

; CCITT V.21, CH.1 (FSK, 1080 ± 100Hz)

Input data to TD1~TD8 ; ± Full scale Reference voltage (VR) ; + 2.50V



As a result of this case, the transmit signal (1080Hz) amplitude at AOUT becomes as follows.

$$+7.17 - 0.26 - 0.34 = +6.57 dBm$$
A
B

A: Aperture effect at 1080Hz

B: Loss of the DA converter

In the actual applications, there is not a design by such level diagram. This is just a sample for understandings.

Normally, the amplitude at AOUT may be designed to be around 0dBm. Particularly for PSK or QAM modulation, since the modulated analog signal has the peak factor, to consider it into the design of the output signal amplitude is very important.





Figure 12 Aperture effect

3 Original Transmission Mode

The signal pass in this mode is shown in Figure 13.

The low band signal must be transmitted and the high band signal must be received. MODE determines the positions of two BPFs by controlling SWT1, SWT2, SWR1 and SWR2. When MODE is in digital 0 state, the low channel BPF is assigned to the transmitter and the high channel BPF is assigned to the receiver. Both DT and PT should be in digital 1 state so that the guard tone function should be disabled.




4 Answer Transmission Mode

The signal path in this mode is shown in Figure 14.

The high band signal must be transmitted and the low band signal must be received. When MODE is in digital 1 state, the high channel BPF is assigned to the transmitter and the low channel BPF is assigned to the receiver. In some applications, it is required to mix a guard tone to the high channel transmit signal in the answer mode. The control signals on DT, PT and GT determine the guard tone function. When DT and PT are in digital 1 state, the guard tone function is disabled and only the high channel transmitter is enabled. When DT, PT and GT are in digital 0 state, the guard tone, the frequency of which is 550 Hz, is mixed to the transmit signal.

When GT is changed to digital 1 keeping DT and PT in digital 0 state, another guard tone, the frequency of which is 1800 Hz, is mixed to the transmit signal.


The original guard tone is filtered through LPF and only its fundamental component is extracted and mixed to the transmit signal. The cut-off frequency of LPF is about 620Hz while GT is in digital 0 state and becomes about 2480Hz while GT is in digital 1 state.



5 Tone Transmit Mode

The signal path in this mode is shown in Figure 15.


LPF put on this path has two kinds of its cut-off frequency (620 Hz/2480 Hz). This mode is useful for DTMF signaling and so forth. Refer to Table 8.



6 Tone Receive Mode

The signal path in this mode is shown in Figure 16.

LPF put on this path has two kinds of cut-off frequency - 620 Hz and 2480 Hz. This mode is useful for call progress tone monitoring, such as for dial tone. Refer to Table 9-1. In this mode, AOUT is connected to AG (0V) internally.



7 AC Loop-back Test Mode


The signal path in this mode is shown in Figure 17.

The modem system has to receive its own transmit signal to check the modem operation.

In this mode, the transmit filter is skipped from the signal route and the channel used for AC Loop-back test is determined by the receiver's channel assigned by MODE. Refer to Table 8.

AOUT is connected to AG (OV) internally.

During AC Loop back test (LT = 1), the output of the DA converter is connected to the forward signal route internally, and XIN is disconnected from the signal path.



8 CCITT V.21 Transmission Mode

The chip provides the V.21 filtering function.

V.21 is the 300BPS full duplex modem standard and applies the different frequency bands from other standards — Bell 212A, CCITT V.22, V.22 bis —. In V.21, 1080 Hz (Low band) and 1750 Hz (High band) are FSK carriers, and the required bandwidth is about 300 Hz.

To realize this filtering function, the clock frequency for on-chip BPFs is set at 80% of its original value when V.21 mode is selected.


Refer to Table 8.


9 CCITT V.23 Transmission Mode

As another function, the chip provides the V.23 filtering function including the 75BPS backward channel filter.

The BPF for the main 1200BPS channel is realized by combining second order filters which are originally designed for Bell 212A or CCITT V.22/V.22 bis. For the LPF for the optional 75BPS backward channel, multi-purpose LPF can be commonly applied with its narrow bandwidth.

The signal path in this mode are shown in Figure 18 and 19. Figure 18 shows the path for the main channel (1200 BPS) transmitting and the backward channel (75 BPS) receiving. Figure 19 shows the reverse case.





Note		FSK			Extra Tone/DTMF Tone Transmitting				for Call Tone		FSK DPSK				
Originate			Answer	Answer	Guard Tone		Extra Tor	Trai		Filtering for Call Progress Tone			AC Loop- back		
	Gain*²	0dB	9PO	0dB	0dB	9po	9PO	gp0	9PO	0dB	9P0	9po	0dB	8p0	gp0
Receiver	Pass Band* ²	2000~2800Hz	800~1600Hz	800~1600Hz	800~1600Hz	2000~2800Hz	800~1600Hz	2000~2800Hz	800~1600Hz	0~ 620Hz	0~2480Hz	2000~2800Hz	2000~2800Hz	800~1600Hz	800~1600Hz
	Guard Tone			550Hz	1800Hz										
Transmitter	Gain*1	0dB	9p0	0dB	9p0	gp0	9PO	9 gpo	9po						
Trans	Pass Band*1	800~1600Hz	2000~2800Hz	2000~2800Hz	2000~2800Hz	0~ 620Hz	0~ 620Hz	0~2480Hz	0~2480Hz	e*	*3	*3	*3	#3	m *
	רד	0	0	0	0	0	0	0	0	0	0	-	-	-	-
	dS	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Control Signal	19	0	0	0	-	0	0	-	-	0	-	0	×	0	×
	эаом	0	-	-	-	0	-	0	-	×	×	0	0	-	1
,	PT	-	-	0	0		-	-	-	0	0	-	0	-	0
	DT	-	-	0	0	0	0	0	0	-	-	-	0	-	0

Table 8-1 Various Operating Modes

^{*}¹ XIN → AOUT
*² AIN → RFO
*³ AOUT is connected to Ground.

Note				CCITT V.21		CCITT V 23 with Backward Channel				
		Originate	Answer	AC	back			AC 66	back	
]	Gain*2	8PO	. Odl	gpo	gpo	gpo	ggo	800~2800Hz 0d8 Lu	gpo	
Receiver	Pass Band*1	1600~2240Hz	640 - 1280Hz	1600 ~ 2240Hz	640~1280Hz	800~2800Hz	0~620Hz	800~2800Hz	0~620Hz	
	Guard Tone									
Transmitter	Gain•1	gp0	8PO			BP 0	gpo			
Tra	Pass Band*1	640~1280Hz	1600 ~ 2240Hz	*	*3	0~620Hz	800 ~ 2800Hz	e. *	e.*	
	רב	0	0	-	-	0	0	-	-	
	SP	0	0	0	0	1	-	-	-	
Signal	GT	1	•	-	1	1	+	-	-	
Control Signal	MODE		ŀ	0	1	0	-	0	-	
	PΤ	1	1	-	1	1	-	-	-	
	DT	-	-	٠	1	1	1	1	-	

Table 8-2 Various Operating Modes