MEMORY cmos 1 M × 4 BITS HYPER PAGE MODE DYNAMIC RAM

MB814405D-60/60L/-70/70L

CMOS 1,048,576 × 4 BITS Hyper Page Mode Dynamic RAM

■ DESCRIPTION

The Fujitsu MB814405D is a fully decoded CMOS Dynamic RAM (DRAM) that contains 4,194,304 memory cells accessible in 4-bit increments. The MB814405D features the "hyper page" mode of operation which provides extended valid time for data output and higher speed random access of up to $1,024 \times 4$ bits of data within the same row than the fast page mode. The MB814405D DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB814405D is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB814405D is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB814405D are not critical and all inputs are TTL compatible.

■ PRODUCT LINE & FEATURES

	Parameter			MB814	4405D					
	Farameter		-60	-60L	-70	-70L				
RAS Access	s Time		60 ns	s max.	70 ns max.					
CAS Access	s Time		15 ns	s max.	20 ns max.			20 ns max.		
Address Acc	cess Time		30 ns	s max.	35 ns max.			35 ns max.		
Random Cy	cle Time		105 n	ıs min.	125 n	ıs min.				
Hyper Page	Mode Cycle Time		25 ns	s min.	30 ns	s min.				
	Operating Current	Normal Mode	495 m	W max.	413 mW max.					
Low Power	Operating Cument	Hyper Page Mode	385 m	W max.	358 m	W max.				
Dissipation	Standby	TTL Level	11 mW max.	8.25 mW max.	11 mW max.	8.25 mW max.				
	Current	CMOS Level	5.5 mW max.	1.1 mW max.	5.5 mW max.	1.1 mW max.				

- 1,048,576 words × 4 bits organization
- Silicon gate, CMOS, Advanced-Stacked Capacitor Cell
- · All input and output are TTL compatible
- 1,024 refresh cycles every 16.4 ms
- · Self refresh function

- Standard power and Low power versions
- Early write or OE controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Hyper Page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	Vin, Vout	-1.0 to +7.0	V
Voltage of Vcc Supply Relative to Vss	Vcc	-1.0 to +7.0	V
Power Dissipation	Po	1.0	W
Short Circuit Output Current	louт	-50 to +50	mA
Storage Temperature	Тѕтс	-55 to +125	°C

WARNING: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

■ PACKAGE






(LCC-26P-M04)

Package and Ordering Information

- 26-pin plastic (300 mil) SOJ, order as MB814405D-xxPJN
- 26-pin plastic (300 mil) SOJ, order as MB814405D-xxLPJN (Low Power)




■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, A₀ to A₃	C _{IN1}	_	5	pF
Input Capacitance, RAS, CAS, WE, OE	C _{IN2}	_	7	pF
Input/Output Capacitance, DQ1 to DQ4	CDQ	_	7	pF

■ PIN ASSIGNMENT AND DESCRIPTION



Designator	Function
DQ₁ to DQ₄	Data Input/Output
WE	Write enable
RAS	Row address strobe
A ₀ to A ₉	Address inputs
Vcc	+5.0 volt power supply
ŌĒ	Output enable
CAS	Column address strobe
Vss	Circuit ground

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.
Supply Voltage	*1	V cc	4.5	5.0	5.5	V	
Supply voltage	ļ	Vss	0	0	0		
Input High Voltage, all inputs	*1	VIH	2.4	_	6.5	٧	0°C to +70°C
Input Low Voltage, all inputs*	*1	VIL	-2.0	_	0.8	٧	
Input Low Voltage, DQ*	*1	V ILD	-1.0	_	0.8	٧	

^{*:} Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty input bits are required to decode any four of 4,194,304 cell addresses in the memory matrix. Since only ten address bits are available, the column and row inputs are separately strobed by \overline{CAS} and \overline{RAS} as shown in Figure 5. First, ten row address bits are input on pins Ao-through-Ao and latched with the row address strobe (\overline{RAS}) then, ten column address bits are input and latched with the column address strobe (\overline{CAS}). Both row and column addresses must be stable on or before the falling edge of \overline{CAS} and \overline{RAS} , respectively. The address latches are of the flow-through type; thus, address information appearing after trah (min) + tr is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways—an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or \overline{CAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ_1 to DQ_4) is strobed by \overline{CAS} and the setup/hold times are referenced to \overline{CAS} because \overline{WE} goes Low before \overline{CAS} . In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

 t_{RAC} : from the falling edge of \overline{RAS} when t_{RCD} (max) is satisfied.

tcac: from the falling edge of CAS when tred is greater than tred (max).

TAA : from column address input when trad is greater than trad (max), and trad (max) is satisfied.

toea: from the falling edge of \overline{OE} when \overline{OE} is brought Low after trac, toac, or taa.

toez: from \overline{OE} inactive.

toff: from CAS inactive while RAS inactive. toff: from RAS inactive while CAS inactive. twez: from WE active while CAS inactive.

The data remains valid after either \overline{OE} is inactive, or both \overline{RAS} and \overline{CAS} are inactive, or \overline{CAS} is reactived. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

HYPER PAGE MODE OPERATION

The hyper page mode operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, \overline{RAS} is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (within column address locations), any of $1,024 \times 4$ -bits can be accessed and, when multiple MB814405Ds are used, \overline{CAS} is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when \overline{CAS} is inactive until \overline{CAS} is reactivated.

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note 3

	Notes					Value			
Parameter			Symbol	Conditions	Min	Тур.	Max.		Unit
					WIII.	тур.	Std power	Low power	
Output High Voltage	*1		Vон	Iон = -5.0 mA	2.4		_		V
Output Low Voltage	*1		Vol	loL = 4.2 mA	_		0	.4	•
Input Leakage Current (Any Input)		I _{I(L)}	$\begin{array}{l} 0 \text{ V} \leq \text{V}_{\text{IN}} \leq 5.5 \text{ V}; \\ 4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}; \\ \text{V}_{\text{SS}} = 0 \text{ V}; \text{ All other pins} \\ \text{not under test} = 0 \text{ V} \end{array}$	-10	_	10		μА	
Output Leakage Cur	rrent		lo(L)	0 V ≤ Vouт ≤ 5.5 V; Data out disabled	-10		1	0	
Operating Current (Average Power	*2	MB814405D-60	lcc ₁	RAS & CAS cycling;			ę	0	mA
Supply Current)	MB814405D-70 tac = min				7	' 5			
Standby Current (Power Supply		TTL level	lcc2	$\overline{RAS} = \overline{CAS} = V_{IH}$			2.0	1.5	mA
Current)		CMOS level	1002	$\overline{RAS} = \overline{CAS} \ge V \text{cc} -0.2 \text{ V}$			1.0	0.2	
Refresh Current #1 (Average Power	#1 *2	MB814405D-60	Іссз	CAS = V _{IH} , RAS cycling;			g	0	mA
Supply Current)		MB814405D-70	1003	trc = min			7	'5	
Hyper Page Mode	*2	MB814405D-60	lcc4	RAS = V _I , CAS cycling;			7	' 0	mA
Current		MB814405D-70	1004	thec = min			6	85	'''
Refresh Current #2 (Average Power	*2	MB814405D-60	- Icc5	RAS cycling; CAS-before-RAS;			90		mA
Supply Current)		MB814405D-70	1005	tac = min			75		
Battery Back Up Current		MB814405D-60L	Iccs	CAS-before-RAS; t _{RC} = 125 μs t _{RAS} = min to 1 μs	300		00		
(Average Power Supply Current)		MB814405D-70L	ICC6	$V_{\text{IH}} \ge V_{\text{CC}} - 0.2 \text{ V},$ $V_{\text{IL}} \le 0.2 \text{ V}$		_ _	300		μΑ
Refresh Current #3 (Average Power		MB814405D-60	- Icce	$\overline{RAS} = \overline{CAS} \le 0.2 \text{ V}$			1000	300	., ^
Supply Current)		MB814405D-70	1CC9	Self refresh			1000	300	μA

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes ${\bf 3,4,5}$


Ne	Dovomente	Notes	Cumbal	MB814	405D-60	MB814	405D-70	Hait
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
4	Time Between Befreeh	Std power	+	_	16.4	_	16.4	ma
1	Time Between Refresh	Low power	tref -	_	128	_	128	ms
2	Random Read/Write Cycle Time		t RC	105	_	125	_	ns
3	Read-Modify-Write Cycle Time		trwc	142	_	167	_	ns
4	Access Time from RAS	*6,9	trac	_	60	_	70	ns
5	Access Time from CAS	*7,9	tcac	_	15	_	20	ns
6	Column Address Access Time	*8,9	taa	_	30	_	35	ns
7	Output Hold Time		t oн	0	_	0	_	ns
8	Output Hold Time from CAS		t онс	5	_	5	_	ns
9	Output Buffer Turn On Delay Time)	t on	0	_	0	_	ns
10	Output Buffer Turn Off Delay Time	÷ *10	t off	_	15	_	15	ns
11	Output Buffer Turn Off Delay Time from RAS	*10	tofr	_	15		15	ns
12	Output Buffer Turn Off Delay Time from WE	*10	twez	_	15	_	15	ns
13	Transition Time		t⊤	2	50	2	50	ns
14	RAS Precharge Time		t RP	40	_	45	_	ns
15	RAS Pulse Width		tras	60	100000	70	100000	ns
16	RAS Hold Time		trsh	15	_	20	_	ns
17	CAS to RAS Precharge Time	*21	tcrp	5	_	5	_	ns
18	RAS to CAS Delay Time	*11,12,22	trcd	20	45	20	50	ns
19	CAS Pulse Width		tcas	10	10000	15	10000	ns
20	CAS Hold Time		tcsH	40	_	50	_	ns
21	CAS Precharge Time (Normal)	*19	t CPN	10	_	10	_	ns
22	Row Address Set Up Time		tasr	0	_	0	_	ns
23	Row Address Hold Time		trah	10	_	10	_	ns
24	Column Address Set Up Time		tasc	0	_	0	_	ns
25	Column Address Hold Time		t cah	10	_	15	_	ns
26	RAS to Column Address Delay Time	*13	trad	15	30	15	35	ns
27	Column Address to RAS Lead Tir	ne	tral	30	_	35	_	ns
28	Column Address to CAS Lead Tir	me	t CAL	30	_	35	_	ns
29	Read Command Set Up Time		trcs	0	_	0	_	ns
30	Read Command Hold Time Referenced to RAS	*14	t rrh	2	_	2	_	ns
31	Read Command Hold Time Referenced to CAS	*14	t rch	0	_	0	_	ns
32	Write Command Set Up Time	*15	twcs	0	_	0	_	ns
33	Write Command Hold Time		twcн	10	_	10	_	ns
34	WE Pulse Width		twp	10	_	10	_	ns
35	Write Command to RAS Lead Tin	ne	trwL	15	_	15	_	ns
36	Write Command to CAS Lead Tin	ne	t cwL	10	_	15	_	ns

(Continued)

(Continued)

No	Parameter Notes	Symbol	MB814	405D-60	MB814	405D-70	Unit
No.	Parameter Notes	Symbol	Min.	Max.	Min.	Max.	Unit
37	DIN Set Up Time	tos	0	_	0	_	ns
38	DIN Hold Time	t dh	10	_	10	_	ns
39	RAS to WE Delay Time	trwd	80	_	95	_	ns
40	CAS to WE Delay Time	tcwd	40	_	45	_	ns
41	Column Address to WE Delay Time	tawd	50	_	60	_	ns
42	RAS Precharge Time to CAS Active Time (Refresh Cycles)	t rpc	5	_	5	_	ns
43	CAS Set Up Time for CAS-before- RAS Refresh	tcsr	0	_	0	_	ns
44	CAS Hold Time for CAS-before- RAS Refresh	t chr	10	_	10	_	ns
45	WE Set Up Time from RAS *20	twsr	10	_	10	_	ns
46	WE Hold Time from RAS *20	twhr	10	_	10	_	ns
47	Access Time from $\overline{\text{OE}}$ *9	toea	_	15	_	20	ns
48	Output Buffer Turn Off Delay *10	t oez	_	15	_	15	ns
49	OE to RAS Lead Time for Valid Data	toel	10	_	10	_	ns
50	OE to CAS Lead Time	t col	0	_	0	_	ns
51	OE Hold Time Referenced to *16	tоен	15	_	20	_	ns
52	OE to Data In Delay Time	t oed	15	_	20	_	ns
53	DIN to CAS Delay Time *17	t dzc	0	_	0	_	ns
54	DIN to OE Delay Time *17	t dzo	0	_	0	_	ns
55	OE Precharge Time	toep	10	_	10	_	ns
56	OE Hold Time Referenced to CAS	t oech	5	_	7	_	ns
57	WE Precharge Time	twpz	10	_	10	_	ns
58	WE to Data In Delay Time	twed	15	_	15	_	ns
59	RAS to Data In Delay Time	t RDD	15	_	15	_	ns
60	CAS to Data In Delay Time	tcdd	15	_	15	_	ns
61	RAS to Column Address Hold Time	tar	45	_	50	_	ns
62	Write Command Hold Time Referenced to RAS	twcr	45	_	50	_	ns
63	Data Input Hold Time Referenced to RAS	t DHR	45	_	50	_	ns
64	Hyper Page Mode Read/Write Cycle Time	thpc	25	_	30	_	ns
65	Hyper Page Mode Read-Modify- Write Cycle Time	thprwc	73	_	85	_	ns
66	Access Time from CAS Precharge *9,18	t cpa	_	35	_	35	ns
67	Hyper Page Mode CAS Precharge Time	t cp	10	_	10	_	ns
68	Hyper Page Mode RAS Pulse Width	t rasp		200000		200000	ns
69	Hyper Page Mode RAS Hold Time from CAS Precharge	t rhcp	35	_	40	_	ns
70	Hyper Page Mode CAS Precharge to WE Delay Time	t cpwd	55	_	65	_	ns

- Notes: *1. Referenced to Vss.
 - *2. Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
 - loc depends on the number of address change as $\overline{RAS} = V_{\parallel}$ and $\overline{CAS} = V_{\parallel}$
 - Icc1, Icc3 and Icc5 are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$.
 - loc4 is specified at one time of address change during one Page cycle.
 - *3. An Initial pause (RAS = CAS = V_{IH}) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
 - *4. AC characteristics assume $t_T = 2$ ns.
 - *5. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min) and V_{IL} (max).
 - *6. Assumes that tRCD ≤ tRCD (max), tRAD ≤ tRAD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig. 2 and 3.
 - *7. If $trcd \ge trcd (max)$, $trad \ge trad (max)$, and $tasc \ge taa tcac t\tau$, access time is tcac.
 - *8. If trad \geq trad (max) and tasc \leq taa tcac tt, access time is taa.
 - *9. Measured with a load equivalent to two TTL loads and 100 pF.
 - *10. toff, toff, twez and toez is specified that output buffer change to high impedance state.
 - *11. Operation within the trop (max) limit ensures that trac (max) can be met. trop (max) is specified as a reference point only; if trop is greater than the specified trop (max) limit, access time is controlled exclusively by trac or trans.
 - *12. t_{RCD} (min) = t_{RAH} (min) + $2t_{T}$ + t_{ASC} (min).
 - *13. Operation within the trad (max) limit ensures that trad (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
 - *14. Either trrh or trch must be satisfied for a read cycle.
 - *15. two is specified as a reference point only. If two ≥ two (min) the data output pin will remain High-Z state through entire cycle.
 - *16. Assumes that twos < twos (min).
 - *17. Either tozo or tozo must be satisfied.
 - *18. topa is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if top is long, topa is longer than topa (max) as shown in Fig. 4.
 - *19. Assumes that CAS-before-RAS refresh.
 - *20. Assumes that Test mode function.
 - *21. The last CAS rising edge.
 - *22. The first CAS falling edge.




■ FUNCTIONAL TRUTH TABLE

Operation Made		Clock Input				s Input	Input Data		Refresh	Note
Operation Mode	RAS	CAS	WE	ŌĒ	Row	Column	Input	Input Output		Note
Standby	Н	Н	Х	Х		_	_	High-Z	_	
Read Cycle	L	L	Н	L	Valid	Valid	_	Valid	Yes*	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L	L	Х	Valid	Valid	Valid	High-Z	Yes*	twcs ≥ twcs (min)
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes*	tcwp ≥ tcwp (min)
RAS-only Refresh Cycle	L	Н	Х	Х	Valid	_	_	High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	Н	Х	_	_	_	High-Z	Yes	tcsn ≥ tcsn (min)
Hidden Refresh Cycle	H→L	L	Н	L	_	_	_	Valid	Yes	Previous data is kept
Test Mode Set Cycle (CBR)	L	L	L	Х	_	_	_	High-Z	Yes	tcsr ≥ tcsr (min) twsr ≥ twsr (min)
Test Mode Set Cycle (Hidden)	H→L	L	L	Х	_	_	_	Valid	Yes	tcsr ≥ tcsr (min) twsr ≥ twsr (min)

X: "H" or "L"

^{*:} It is impossible in Hyper Page Mode.




To implement a read operation, a valid address is latched by the \overline{RAS} and \overline{CAS} address strobes and with \overline{WE} set to a High level and \overline{OE} set to a low level, the output is valid once the memory access time has elapsed. The access time is determined by $\overline{RAS}(t_{RAC})$, $\overline{CAS}(t_{CAC})$, \overline{OE} (t_{CAE}) or column addresses (t_{AA}) under the following conditions:


If $t_{RCD} > t_{RCD}$ (max), access time = t_{CAC} .


If trad > trad (max), access time = taa.


If $\overline{\text{OE}}$ is brought Low after trac, tcac, or tax (whichever occurs later), access time = toex.


However, if either $\overline{\text{OE}}$ or both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ goes High, the output returns to a high-impedance state after ton is satisfied.



















To obtain a high-impedance state, confirm either of the following conditions, \overline{OE} set to a high level or \overline{RAS} and \overline{CAS} set to a high level or \overline{RAS} and \overline{CAS} set to a high level.













Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 1,024 row addresses every 16.4-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden

RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.




CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tcsn) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.

WE must be held High for the specified set up time (twsn) before RAS goes Low in order not to enter "Test Mode".



A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of $\overline{\text{CAS}}$ and cycling $\overline{\text{RAS}}$. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability.

WE must be held High for the specified set up time (twsn) before RAS goes Low in order not to enter "Test Mode".




DESCRIPTION

Test Mode;

The purpose of this test mode is to reduce device test time to half of that required to test the device conventionally. The test mode function is entered by performing a WE and CAS-before-RAS (WCBR) refresh for the entry cycle. In the test mode, read and write operations are executed in units of eights bits which are selected by the address combination of CA0. In the write mode, data is written into eight cells simultaneously. But the data must be input from all DQ pins. In the read mode, the data of eight cells at the selected addresses are read out from DQ and checked in the following manner.

When the eight bits are all "L" or all "H", a "H" level is output. When the eight bits show a combination of "L" and "H", a "L" level is output.

The test mode function is exited by performing a RAS-only refresh or a CAS-before-RAS refresh for the exit cycle. In test mode operation, the following parameters are delayed approximately 5 ns from the specified value in the data sheet. tric, trivo, trac, t



A special timing sequence using the \overline{CAS} -before- \overline{RAS} refresh counter test cycle provides a convenient method to verify the functionality of \overline{CAS} -before- \overline{RAS} refresh circuitry. If, after a \overline{CAS} -before- \overline{RAS} refresh cycle. \overline{CAS} makes a transition from High to Low while \overline{RAS} is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A₀ through A₉ are defined by the on-chip refresh counter. Column Address: Bits A₀ through A₉ are defined by latching levels on A₀ to A₉ at the second falling edge of $\overline{\text{CAS}}$.


The CAS-before-RAS Counter Test procedure is as follows;

- 1) Normalize the internal refresh address counter by using 8 RAS-only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 1,024 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 1,024 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 1,024 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB8144	05D-60	MB8144	Unit	
110.	i didilietei	Syllibol	Min.	Max.	Min.	Max.	
90	Access Time from CAS	tFCAC	_	15	_	20	ns
91	Column Address Hold Time	t FCAH	10	_	10	_	ns
92	CAS to WE Delay Time	trowd	40		45	_	ns
93	CAS Pulse Width	tFCAS	10	_	15	_	ns
94	RAS Hold Time	t FRSH	15	_	20	_	ns
95	CAS Precharge Time	t cpt	10	_	10	_	ns

Note: Assumes that $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle only.



(At recommended operating conditions unless otherwise noted.)

No	Parameter	Complete	MB8144	05D-60	MB8144	Unit	
No.		Symbol	Min.	Max.	Min.	Max.	Ollit
100	RAS Pulse Width	trass	100	_	100	_	μs
101	RAS Precharge Time	trps	105	_	125	_	ns
102	CAS Hold Time	t chs	- 50	_	<i>–</i> 50	_	ns

Note: Assumes Self Refresh cycle only.

DESCRIPTION


The Self Refresh cycle provides a refresh operation without external clock and external Address. Self Refresh control circuit on chip is operated in the Self Refresh cycle and refresh operation can be automatically executed using internal refresh address counter. If \overline{CAS} goes to "L" before \overline{RAS} goes to "L" (CBR) and the condition of \overline{CAS} "L" and \overline{RAS} "L" is kept for term of $\overline{transparentary}$ (Romer than 100 μ s), the device can be entered the Self Refresh cycle. And after that, refresh operation is automatically executed per fixed interval using internal refresh address counter during " \overline{RAS} =L" and " \overline{CAS} =L".

And exit from Self Refresh cycle is performed by toggling of RAS and CAS to "H" with specifying tons min.

Restruction for Self Refresh operation;

For Self Refresh operation, the notice below must be considered.

- In the case that distribute CBR refresh are operated in read/write cycles
 Self Refresh cycles can be executed without special rule if 1,024 cycles of distribute CBR refresh are executed within the max.
- 2) In the case that burst CBR refresh or RAS-only refresh are operated in read/write cycles
 1,024 times of burst CBR refresh or 1,024 times of burst RAS-only refresh must be executed before and after Self Refresh cycles.



* Read/Write operation can be performed non refresh time within this or time

■ PACKAGE DIMENSIONS

