

Product Description

The TQ5622 is a 3V, RF receiver IC designed specifically for PCS band TDMA applications. Its RF performance meets the requirements for products designed to the IS-136 TDMA standards. The TQ5622 includes a power-down mode which allows current saving during standby and the non-operating portion of the TDMA pulse. The TQ5622 contains LNA and Mixer circuits matched to the 1900MHz PCS band.

The mixer uses a high-side LO frequency. The IF has a usable frequency range of 85 to 150MHz. The LNA Output and Mixer Input ports are internally matched to simplify the design and keep the number of external components to a minimum. The TQ5622 achieves excellent RF performance with low current consumption which gives long standby times in portable applications. The small QSOP-16 package is ideally suited for PCS band mobile phones.

Electrical Specifications¹

Parameter	Min	Typ	Max	Units
Frequency	1930		1990	MHz
Gain		17.5		dB
Noise Figure		2.8		dB
Input 3 rd Order Intercept		-9		dBm
DC supply Current		12.0		mA

Note 1: Test Conditions: Vdd=2.8VDC, Tc=25°C, Filter IL=2.5dB, RF=1960MHz, LO=2095MHz, IF=135MHz, LO input=-7dBm

TQ5622

DATA SHEET

3V PCS Receiver IC With Power- Down

Features

- Power-Down, "Sleep" Mode
- Single 2.8V operation
- Low-current operation
- Small QSOP-16 plastic package
- Few external components

Applications

- PCS, IS-136 based TDMA Mobile Phones

TQ5622

Data Sheet

Electrical Characteristics^{1,2}

Parameter	Conditions	Min.	Typ/Nom	Max.	Units
RF Frequency		1930		1990	MHz
LO Frequency		2015		2140	MHz
IF Frequency		85		150	MHz
LO input level		-7	-4	0	dBm
Supply voltage		2.7	2.8	4.0	V
Gain		16.0	17.5		dB
Gain Variation vs. Temp.	-40 to 85 °C			+/-2.0	dB
Noise Figure			2.8	3.5	dB
Input 3 rd Order Intercept		-11.0	-9		dBm
Return Loss	LNA input – with external match	10			dB
	LNA output	10			dB
	Mixer RF input, externally matched	10			dB
	Mixer LO input	10			dB
Isolation	LO to LNA RF in	35			dB
	LO to IF; after external IF match		40		dB
	RF to IF; after external IF match		20		dB
IF Output Impedance	Vdd = 2.8V; Sleep mode, Device On		500		Ohm
	Vdd = 2.8V; Sleep mode, Device Off		Approx. Open		Ohm
	Vdd = 0V		<50		Ohm
Power Down, "sleep"	Device On Voltage		Vdd	Vdd	VDC
	Device Off Voltage	0	0		VDC
Supply Current, Sleep mode, Device On	Tc = + 25 °C		12	15	mA
Supply Current, Sleep mode, Device Off	Enable voltage = 0, LO Drive off		100	1000	µA
Operating Temperature, case		-40	25	+85	°C

Note 1: Test Conditions: Vdd=2.8VDC, Filter IL=2.5dB, RF=1960MHz, LO=2095MHz, IF=135MHz, LO input=-7dBm, Tc = 25 °C, unless otherwise specified.







Note 2: Min./Max. limits are at +25 °C case temperature unless otherwise specified.

Absolute Maximum Ratings

Parameter	Value	Units
DC Power Supply	5.0	V
Power Dissipation	500	mW
Operating Temperature	-55 to 100	°C
Storage Temperature	-60 to 150	°C
Signal level on inputs/outputs	+20	dBm
Voltage to any non supply pin	-0.3 to Vdd + 0.3	V

Typical Performance


Test Conditions (Unless Otherwise Specified): Vdd=2.8VDC, Tc=25°C, filter IL=2.5dB, RF=1960MHz, LO=2095MHz, IF=135MHz, LO input=-7dBm



TQ5622

Data Sheet

Application/Test Circuit



Bill of Material for TQ5622 Receiver Application/Test Circuit*

Component	Reference Designator	Part Number	Value	Size	Manufacturer
Receiver IC	U1	TQ5622		QSOP-16	TriQuint Semiconductor
Capacitor	C1		Not used		
Capacitor	C2		5.6pF	0603	
Capacitor	C3,C6		1000pF	0603	
Capacitor	C4		10pF	0603	
Capacitor	C5		15pF	0603	
Capacitor	C7		1.0pF	0402	
Inductor	L1		2.2nH	0603	
Inductor	L2		150nH	0805	
Inductor	L3		2.7nH	0603	
Inductor	L4		3.9nH	0402	
Filter	F1		1930-1990MHz		Toyocom

* May vary due to printed circuit board layout and material.

TQ5622 Product Description

The TQ5622 3V RFIC Downconverter is designed specifically for PCS band TDMA applications. The TQ5622 contains LNA, Mixer and LO buffer circuits matched to the 1900 MHz US PCS frequency band. Any IF frequency may be selected between 85 and 150 MHz. Most RF ports are internally matched to 50 Ω simplifying the design and minimizing the number of external components. The TQ5622 also includes a power-down mode switch which allows current saving during standby and the non-operating portion of the TDMA pulse.

Operation

Please refer to the test circuit above.

Low Noise Amplifier (LNA)

The LNA section of the TQ5622 are cascaded common source FET's, see Figure 1. It is designed to operate on DC supply voltages from 2.7V to 5V. The source terminal must be grounded as close as possible to Pin 1 to avoid significant gain reduction due to degeneration. The LNA requires an input matching circuit to obtain best noise figure, gain and return loss. The LNA output is close to 50 Ω for direct connection to a 50 Ω image reject filter.




Figure 1. Simplified Schematic of LNA Section

LNA Input Match

The designer can make some Noise Figure and Gain trade off by varying the off chip LNA input matching circuit values and topology. This allows the TQ5622 to be optimized for specific system requirements.

The LNA gain, noise figure and input return loss are a function of the source impedance (Z_s), or reflection coefficient (Γ_s),

presented to the input pin. Highest gain and lowest return loss occur when Γ_s is equal to the complex conjugate of the LNA input impedance. A different source reflection coefficient, Γ_{opt} , which is experimentally determined, will provide the lowest noise figure, F_{min} .

The noise resistance, R_n , provides an indication of the sensitivity of the noise performance to changes in Γ_s as seen by the LNA input.

$$F_{LNA} = F_{MIN} + \frac{4R_n}{Z_0} \cdot \frac{|\Gamma_{opt} - \Gamma_s|^2}{|1 + \Gamma_{opt}|^2 \cdot (1 - |\Gamma_s|^2)}$$

Components such as filters and mixers placed after the LNA degrade the overall system noise figure according to the following equation:

$$F_{SYSTEM} = F_{LNA} + \frac{F_2 - 1}{G_{LNA}}$$

F_{LNA} and G_{LNA} represent the linear noise factor and gain of the LNA and F_2 is the noise factor of the next stage. The system noise figure is a compromise between the highest gain and minimum noise figure of the LNA. See Table 1 for noise parameters.

Table 1. TQ5622 Noise Parameters

Freq. MHz	Gopt	∠Gopt	Fmin	Rn
1930	0.70	97	1.2	17
1960	0.70	94	1.2	18
1990	0.69	91	1.2	19

LNA Output Match

The output impedance of the LNA was designed for 50Ω. The internal 50Ω match eliminates the need for external components at this port. It also improves IP3 performance and power gain.

The output of the LNA is intended to be connected directly to an image reject filter. Depending on the filter, additional components may be needed to better match to the LNA output. Some image reject filters may require a series inductor to smooth the frequency response and improve overall performance.

TQ5622

Data Sheet

Mixer

The mixer of the TQ5622 uses a common source depletion mode MESFET. The mixer is designed to operate on supply voltages from 2.7V to 5V. A 50Ω matched on-chip buffer amplifier allows direct connection of the LO input to commercially available VCO's with output drive levels as low as -7dBm. The LO buffer provides good input match and supplies the voltage gain needed to drive the mixer FET. The mixer also has an "open-drain" IF output which provides flexibility in matching to various IF frequencies and filter impedances, see Figure 2.




Figure 2, Mixer Section

LO Input Port

The LO input port is matched to 50Ω . This allows the TQ5622 to operate at low LO drive levels. However, the position of C3 shown in the applications circuit may effect the gain of the LO buffer amplifier, it should be placed as close as practicable to Pin 6.

The buffer amplifier provides the voltage gain needed to drive the gate of the mixer FET while using very little current (approximately 1.5mA).

Because of the 50Ω input match of the buffer amplifier and the internal DC blocking capacitor, the system VCO output can be directly connected to the TQ5622 LO input via a 50Ω transmission line with no additional components.

Mixer Input

TriQuint has found that LO leakage through the Mixer RF input pin, can in some cases, reflect off the SAW image reject filter and return back to the mixer out of phase. This may cause some degradation in conversion gain and system noise figure. Sensitivity to the phenomena depends on the particular filter

model and the line length between the mixer input pin and the filter. In some cases a small inductance can be added between the filter and the mixer input to compensate. With some line lengths and filter combinations, no inductor is necessary.

Mixer IF Port

The Mixer IF output is an "open-drain" configuration, allowing flexibility in matching to various filter types and various IF frequencies.

For evaluation of the LNA and mixer, it is usually necessary to impedance match the IF port to the 50Ω test system. When verifying or adjusting the matching circuit on the prototype circuit board, the LO drive should be injected at pin 5 at the nominal power level of -4 dBm, since the LO level does have an impact on the IF port impedance.

There are several networks that can be used to properly match the IF port to the SAW or ceramic IF filter. The mixer supply voltage is applied through the IF port, so the matching circuit topology must contain either an RF choke or shunt inductor. An extra DC blocking capacitor is not necessary if the output will be attached directly to a SAW or ceramic bandpass filter.

Figure 3 illustrates a shunt L, series C, shunt C IF matching network. It is one of the simplest matching networks and requires the fewest components. DC current can be easily injected through the shunt inductor and the series C provides a DC block, if needed. The shunt C, is used to reduce the LO leakage.




Figure 3, IF Output Match, 135 MHz

Power down, "sleep" mode

The power down circuit is used to reduce average power consumption of the receiver in TDMA applications by toggling the receiver on and off within the TDMA receive time slot when no signal is present. The power down circuitry operates through

TQ5622

Data Sheet


the incorporation of enhancement-mode FET switches in all DC paths. Level shifting circuitry is incorporated to provide an interface compatible with CMOS logic levels. The entire TQ5622 chip nominally draws 100uA when the power-down pin is at 0V. When the power-down pin is at 2.8V (Vdd), the chip draws nominal specified current. The power-down pin itself, Pin

16, draws approximately 40uA when 2.8V is applied. Less than 1uA is sourced from the power-down pin when 0V is applied.

TQ5622

Data Sheet

Package Pinout




Pin Descriptions

Pin Name	Pin #	Description and Usage
GND, LNA	1	LNA first stage ground connection. Direct connection to ground required.
LNA IN	2	LNA RF input. DC blocked. Requires external matching elements for noise match and match to 50Ω
GND	3	Ground
V _{DD} LNA	4	LNA DC supply voltage. Local external bypass capacitor required.
MXR LO IN	5	Mixer LO input. DC blocked, matched to 50Ω
V _{DD} MXR	6	Mixer LO buffer supply voltage. Local external bypass capacitor required.
GND	7	Ground
GND	8	Ground
GND	9	Ground
GND	10	Ground
IF OUT	11	IF output. Open drain output, connection to V _{DD} required. External matching is required.
GND	12	Ground
MXR_RF	13	Mixer RF input, DC blocked. Matched to 50Ω.
GND	14	Ground
LNA OUT	15	LNA RF Output. DC blocked. Matched to 50Ω.
SLEEP	16	Power-Down mode control.

For ground pins 1,3,7,8,9,10,12, and 14, TriQuint recommends use of several via holes to the backside ground immediately adjacent to the pin.

Package Type: Power QSOP-16 Plastic Package



DESIGNATION	DESCRIPTION	ENGLISH	METRIC	NOTE
A	OVERALL HEIGHT	0.064 +/-0.005 in	1.63 +/-0.13 mm	C
A1	STANDOFF	0.007 +/-0.003 in	0.18 +/-0.08 mm	C
b	LEAD WIDTH	0.010 +/-0.002 in	0.25 +/-0.05 mm	C
c	LEAD THICKNESS	0.085 +/-0.015 in	2.16 +/-0.38 mm	C
D	PACKAGE LENGTH	0.193 +/-0.004 in	4.90 +/-0.10 mm	A, C
e	LEAD PITCH	0.025 BSC	0.635 BSC	
E	LEAD TIP SPAN	0.236 +/-0.008 in	5.99 +/-0.20 mm	C
E1	PACKAGE WIDTH	0.154 +/-0.003 in	3.91 +/-0.08 mm	B, C
L	FOOT LENGTH	0.033 +/-0.017 in	0.84 +/-0.43 mm	C
θ	FOOT ANGLE	4 +/-4 DEG	4 +/-4 DEG	

NOTES:

- A. The D dimension does not include mold flashing and mismatch. Mold flashing and mismatch shall not exceed .006 in (.15 mm) per side.
- B. The E1 dimension does not include mold flashing and mismatch. Mold flashing and mismatch shall not exceed .010 in (.25 mm) per side.
- C. Primary units are English inches. The metric equivalents are subject to rounding error.

Additional Information

For latest specifications, additional product information, worldwide sales and distribution locations, and information about TriQuint:

Web: www.triquint.com **Tel:** (503) 615-9000
Email: info_wireless@tqs.com **Fax:** (503) 615-8900

For technical questions and additional information on specific applications:

Email: info_wireless@tqs.com

The information provided herein is believed to be reliable; TriQuint assumes no liability for inaccuracies or omissions. TriQuint assumes no responsibility for the use of this information, and all such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party.

TriQuint does not authorize or warrant any TriQuint product for use in life-support devices and/or systems.

Copyright © 1999 TriQuint Semiconductor, Inc. All rights reserved.

Revision A, September 20, 1999