

Precision Analog Front Ends

Features

- Precision (up to 17-bits) A/D Converter "Front End"
- 3-Pin Control Interface to Microprocessor
- Flexible: User Can Trade-off Conversion Speed for Resolution
- Single Supply Operation (TC510/TC514)
- 4 Input, Differential Analog MUX (TC514)
- Automatic Input Voltage Polarity Detection
- Low Power Dissipation:
 - (TC500/TC500A): 10mΩ
 - (TC510/TC514): 18mΩ
- Wide Analog Input Range: $\pm 4.2V$ (TC500A/TC510)
- Directly Accepts Bipolar and Differential Input Signals


Applications

- Precision Analog Signal Processor
- Precision Sensor Interface
- High Accuracy DC Measurements

Device Selection Table

Part Number	Package	Temperature Range
TC500ACOE	16-Pin SOIC (Wide)	0°C to +70°C
TC500ACPE	16-Pin PDIP (Narrow)	0°C to +70°C
TC500COE	16-Pin SOIC (Wide)	0°C to +70°C
TC500CPE	16-Pin PDIP (Narrow)	0°C to +70°C
TC510COG	24-Pin SOIC (Wide)	0°C to +70°C
TC510CPF	24-Pin PDIP (Narrow)	0°C to +70°C
TC514COI	28-Pin SOIC (Wide)	0°C to +70°C
TC514CPJ	28-Pin PDIP (Narrow)	0°C to +70°C

Package Types



TC500/A/510/514

General Description


The TC500/A/510/514 family are precision analog front ends that implement dual slope A/D converters having a maximum resolution of 17-bits plus sign. As a minimum, each device contains the integrator, zero crossing comparator and processor interface logic. The TC500 is the base (16-bit max) device and requires both positive and negative power supplies. The TC500A is identical to the TC500 with the exception that it has improved linearity, allowing it to operate to a maximum resolution of 17-bits. The TC510 adds an on-board negative power supply converter for single supply operation. The TC514 adds both a negative power supply converter and a 4 input differential analog multiplexer.

Each device has the same processor control interface consisting of 3 wires: control inputs (A and B) and zero-crossing comparator output (CMPTR). The processor manipulates A, B to sequence the TC5XX through four phases of conversion: Auto Zero, Integrate, De-integrate and Integrator Zero. During the Auto Zero phase,

offset voltages in the TC5XX are corrected by a closed loop feedback mechanism. The input voltage is applied to the integrator during the Integrate phase. This causes an integrator output dv/dt directly proportional to the magnitude of the input voltage. The higher the input voltage, the greater the magnitude of the voltage stored on the integrator during this phase. At the start of the De-integrate phase, an external voltage reference is applied to the integrator and, at the same time, the external host processor starts its on-board timer. The processor maintains this state until a transition occurs on the CMPTR output, at which time the processor halts its timer. The resulting timer count is the converted analog data. Integrator Zero (the final phase of conversion) removes any residue remaining in the integrator in preparation for the next conversion.

The TC500/A/510/514 offer high resolution (up to 17-bits), superior 50Hz/60Hz noise rejection, low power operation, minimum I/O connections, low input bias currents and lower cost compared to other converter technologies having similar conversion speeds.

Typical Application



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings*

TC510/TC514 Positive Supply Voltage (V _{DD} to GND)	+10.5V
TC500/TC500A Supply Voltage (V _{DD} to V _{SS})	+18V
TC500/TC500A Positive Supply Voltage (V _{DD} to GND)	+12V
TC500/TC500A Negative Supply Voltage (V _{SS} to GND).....	-8V
Analog Input Voltage (V _{IN+} or V _{IN-})	V _{DD} to V _{SS}
Logic Input Voltage.....	V _{DD} +0.3V to GND - 0.3V
Voltage on OSC:	-0.3V to (V _{DD} +0.3V) for V _{DD} < 5.5V
Ambient Operating Temperature Range:	0°C to +70°C
Storage Temperature Range:.....	-65°C to +150°C

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operation sections of the specifications is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

TC500/A/510/514 ELECTRICAL SPECIFICATIONS

Electrical Characteristics: TC510/TC514: V _{DD} = +5V, TC500/TC500A: V _{SS} = ±5V unless otherwise specified. C _{AZ} = C _{REF} = 0.47µF.									
Symbol	Parameter	T _A = +25°C			T _A = 0°C to 70°C			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max		
Analog									
	Resolution	60	—	—	—	—	—	µV	Note 1
ZSE	Zero Scale Error with Auto Zero Phase	—	—	0.005 0.003	—	0.005 0.003	0.012 0.009	% F.S.	TC500/510/514 TC500A
ENL	End Point Linearity	—	0.005	0.015 0.010	—	0.015 0.010	0.060 0.045	% F.S. % F.S.	TC500/510/514, Note 1, Note 2, TC500A
NL	Best Case Straight Line Linearity	—	0.003	0.008	—	—	—	% F.S.	TC500/510/514, Note 1, Note 2
		—	—	0.005	—	—	—	% F.S.	TC500A
ZS _{TC}	Zero-Scale Temp. Coefficient	—	—	—	—	1	2	µV/°C	Over Operating Temperature Range
SYE	Full-Scale Symmetry Error (Roll-Over Error)	—	0.01	—	—	0.03	—	% F.S.	Note 3
FS _{TC}	Full-Scale Temperature Coefficient	—	—	—	—	10	—	ppm/°C	Over Operating Temperature Range; External Reference TC = 0 ppm/°C
I _{IN}	Input Current	—	6	—	—	—	—	pA	V _{IN} = 0V

- Note** 1: Integrate time ≥ 66msec, auto zero time ≥ 66msec, V_{INT} (peak) ≈ 4V.
 2: End point linearity at ±1/4, ±1/2, ±3/4 F.S. after full-scale adjustment.
 3: Roll-over error is related to C_{INT}, C_{REF}, C_{AZ} characteristics.

TC500/A/510/514

TC500/A/510/514 ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: TC510/TC514: $V_{DD} = +5V$, TC500/TC500A: $V_{SS} = \pm 5V$ unless otherwise specified. $C_{AZ} = C_{REF} = 0.47\mu F$.									
Symbol	Parameter	$T_A = +25^\circ C$			$T_A = 0^\circ C \text{ to } 70^\circ C$			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max		
Analog (Continued)									
V_{CMR}	Common Mode Voltage Range	$V_{SS} + 1.5$	—	$V_{DD} - 1.5$	$V_{SS} + 1.5$	—	$V_{DD} - 1.5$	V	
	Integrator Output Swing	$V_{SS} + 0.9$	—	$V_{DD} - 0.9$	$V_{SS} + 0.9$	—	$V_{SS} + 0.9$	V	
	Analog Input Signal-Range	$V_{SS} + 1.5$	—	$V_{DD} - 1.5$	$V_{SS} + 1.5$	—	$V_{SS} + 1.5$	V	ACOM = GND = 0V
V_{REF}	Voltage Reference Range	$V_{SS} + 1$	—	$V_{DD} - 1$	$V_{SS} + 1$	—	$V_{DD} - 1$	V	V_{REF-} V_{REF+}
Digital									
V_{OH}	Comparator Logic 1, Output High	4	—	—	4	—	—	V	$I_{SOURCE} = 400\mu A$
V_{OL}	Comparator Logic 0, Output Low	—	—	0.4	—	—	0.4	V	$I_{SINK} = 2.1mA$
V_{IH}	Logic 1, Input High Voltage	3.5	—	—	3.5	—	—	V	
V_{IL}	Logic 0, Input Low Voltage	—	—	1	—	—	1	V	
I_L	Logic Input Current	—	—	—	—	0.3	—	μA	Logic 1 or 0
t_D	Comparator Delay	—	2	—	—	3	—	μsec	
Multiplexer (TC514 Only)									
	Maximum Input Voltage	-2.5	—	2.5	-2.5	—	2.5	V	$V_{DD} = 5V$
R_{DSON}	Drain/Source ON Resistance	—	6	10	—	—	—	$k\Omega$	$V_{DD} = 5V$
Power (TC510/TC514 Only)									
I_S	Supply Current	—	1.8	2.4	—	—	3.5	mA	$V_{DD} = 5V, A = 1, B = 1$
P_D	Power Dissipation	—	18	—	—	—	—	mW	$V_{DD} = 5V$
V_{DD}	Positive Supply Operating Voltage Range	4.5	—	5.5	4.5	—	5.5	V	
R_{OUT}	Operating Source Resistance	—	60	85	—	—	100	Ω	$I_{OUT} = 10mA$
	Oscillator Frequency	—	100	—	—	—	—	kHz	(Note 3)
I_{OUT}	Maximum Current Out	—	—	-10	—	—	-10	mA	$V_{DD} = 5V$
Power (TC500/TC500A Only)									
I_S	Supply Current	—	1	1.5	—	—	2.5	mA	$V_S = \pm 5V, A = B = 1$
P_D	Power Dissipation	—	10	—	—	—	—	mW	$V_{DD} = 5V, V_{SS} = -5V$
V_{DD}	Positive Supply Operating Range	4.5	—	7.5	4.5	—	7.5	V	
V_{SS}	Negative Supply Operating Range	-4.5	—	-7.5	-4.5	—	-7.5	V	

- Note** 1: Integrate time $\geq 66msec$, auto zero time $\geq 66msec$, V_{INT} (peak) $\approx 4V$.
 2: End point linearity at $\pm 1/4$, $\pm 1/2$, $\pm 3/4$ F.S. after full-scale adjustment.
 3: Roll-over error is related to C_{INT} , C_{REF} , C_{AZ} characteristics.

2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.

TABLE 2-1: PIN FUNCTION TABLE

Pin Number (TC500, TC500A)	Pin Number (TC510)	Pin Number (TC514)	Symbol	Description
1	2	2	C _{INT}	Integrator output. Integrator capacitor connection.
2	Not Used	Not Used	V _{SS}	Negative power supply input (TC500/TC500A only).
3	3	3	C _{AZ}	Auto Zero input. The Auto Zero capacitor connection.
4	4	4	BUF	Buffer output. The Integrator capacitor connection.
5	5	5	ACOM	This pin is grounded in most applications. It is recommended that ACOM and the input common pin (V _{e_n} - or CH _n -) be within the analog common mode range (CMR).
6	6	6	C _{REF-}	Input. Negative reference capacitor connection.
7	7	7	C _{REF+}	Input. Positive reference capacitor connection.
8	8	8	V _{REF-}	Input. External voltage reference (-) connection.
9	9	9	V _{REF+}	Input. External voltage reference (+) connection.
10	15	Not Used	V _{IN-}	Negative analog input.
11	16	Not Used	V _{IN+}	Positive analog input.
12	18	22	A	Input. Converter phase control MSB. (See input B.)
13	17	21	B	Input. Converter phase control LSB. The states of A, B place the TC5XX in one of four required phases. A conversion is complete when all four phases have been executed: Phase control input pins: AB = 00: Integrator Zero 01: Auto Zero 10: Integrate 11: De-integrate
14	19	23	CMPTR OUT	Zero crossing comparator output. CMPTR is HIGH during the Integration phase when a <u>positive</u> input voltage is being integrated and is LOW when a negative input voltage is being integrated. A HIGH-to-LOW transition on CMPTR signals the processor that the De-integrate phase is completed. CMPTR is undefined during the Auto Zero phase. It should be monitored to time the Integrator Zero phase.
15	23	27	DGND	Input. Digital ground.
16	21	25	V _{DD}	Input. Power supply positive connection.
	22	26	CAP+	Input. Negative power supply converter capacitor (+) connection.
	24	28	CAP-	Input. Negative power supply converter capacitor (-) connection.
	1	1	V _{OUT-}	Output. Negative power supply converter output and reservoir capacitor connection. This output can be used to power other devices in the circuit requiring a negative bias voltage.
	20	24	OSC	Oscillator control input. The negative power supply converter normally runs at a frequency of 100kHz. The converter oscillator frequency can be slowed down (to reduce quiescent current) by connecting an external capacitor between this pin and V _{DD} (see Section 9.0, Typical Characteristics Curves).
		18	CH1+	Positive analog input pin. MUX channel 1.
		13	CH1-	Negative analog input pin. MUX channel 1.
		17	CH2+	Positive analog input pin. MUX channel 2.
		12	CH2-	Negative analog input pin. MUX channel 2.
		16	CH3+	Positive analog input pin. MUX channel 3.
		11	CH3-	Negative analog input pin. MUX channel 3.
		15	CH4+	Positive analog input pin. MUX channel 4.
		10	CH4-	Negative analog input pin. MUX channel 4
		20	A0	Multiplexer input channel select input LSB (see A1).
		19	A1	Multiplexer input channel select input MSB. Phase control input pins: A1, A0 = 00 = Channel 1 01 = Channel 2 10 = Channel 3 11 = Channel 4

3.0 DETAILED DESCRIPTION

3.1 Dual Slope Conversion Principles

Actual data conversion is accomplished in two phases: input signal Integration and reference voltage De-integration.

The integrator output is initialized to 0V prior to the start of Integration. During Integration, analog switch S1 connects V_{IN} to the integrator input where it is maintained for a fixed time period (T_{INT}). The application of V_{IN} causes the integrator output to depart 0V at a rate determined by the *magnitude* of V_{IN} and a direction determined by the *polarity* of V_{IN} . The De-integration phase is initiated immediately at the expiration of T_{INT} .

During De-integration, S1 connects a reference voltage (having a polarity opposite that of V_{IN}) to the integrator input. At the same time, an external precision timer is started. The De-integration phase is maintained until the comparator output changes state, indicating the integrator has returned to its starting point of 0V. When this occurs, the precision timer is stopped. The De-integration time period (T_{DEINT}), as measured by the precision timer, is directly proportional to the magnitude of the applied input voltage (see Figure 3-3).

A simple mathematical equation relates the Input Signal, Reference Voltage and Integration time:

EQUATION 3-1:

$$\frac{1}{R_{INT}C_{INT}} \int_0^{T_{INT}} V_{IN}(T)DT = \frac{V_{REF}T_{DEINT}}{R_{INT}C_{INT}}$$

Where:

V_{REF} = Reference Voltage

T_{INT} = Signal Integration time (fixed)

t_{DEINT} = Reference Voltage Integration time (variable)

For a constant V_{IN} :

EQUATION 3-2:

$$V_{IN} = V_{REF} \frac{T_{DEINT}}{T_{INT}}$$

The dual slope converter accuracy is unrelated to the integrating resistor and capacitor values as long as they are stable during a measurement cycle.

An inherent benefit is noise immunity. Input noise spikes are integrated (averaged to zero) during the integration periods. Integrating ADCs are immune to the large conversion errors that plague successive approximation converters in high noise environments.

Integrating converters provide inherent noise rejection with at least a 20dB/decade attenuation rate. Interference signals with frequencies at integral multiples of

the integration period are, theoretically, completely removed, since the average value of a sine wave of frequency ($1/T$) averaged over a period (T) is zero.

Integrating converters often establish the integration period to reject 50/60Hz line frequency interference signals. The ability to reject such signals is shown by a normal mode rejection plot (Figure 3-1). Normal mode rejection is limited in practice to 50 to 65dB, since the line frequency can deviate by a few tenths of a percent (Figure 3-2).

FIGURE 3-1: INTEGRATING CONVERTER NORMAL MODE REJECTION




FIGURE 3-2: LINE FREQUENCY DEVIATION





FIGURE 3-3: BASIC DUAL SLOPE CONVERTER



TC500/A/510/514

4.0 TC500/A/510/514 CONVERTER OPERATION

The TC500/A/510/514 incorporates an Auto Zero and Integrator phase in addition to the input signal Integrate and reference De-integrate phases. The addition of these phases reduce system errors, calibration steps and shorten overrange recovery time. A typical measurement cycle uses all four phases in the following order:

1. Auto Zero
2. Input signal integration
3. Reference deintegration
4. Integrator output zero

The internal analog switch status for each of these phases is summarized in Table 4-1. This table references the Typical Application.

TABLE 4-1: INTERNAL ANALOG GATE STATUS

Conversion Phase	SW _I	SW _{R+}	SW _{R-}	SW _Z	SW _R	SW _I	SW _{Iz}
Auto Zero (A = 0, B = 1)				Closed	Closed	Closed	
Input Signal Integration (A = 1, B = 0)	Closed						
Reference Voltage De-integration (A = 1, B = 1)		Closed*				Closed	
Integrator Output Zero (A = 0, B = 0)					Closed	Closed	Closed

Note: *Assumes a positive polarity input signal. SW_{R-} would be closed for a negative input signal.

4.1 Auto Zero Phase (AZ)

During this phase, errors due to buffer, integrator and comparator offset voltages are nulled out by charging C_{AZ} (auto zero capacitor) with a compensating error voltage.

The external input signal is disconnected from the internal circuitry by opening the two SW_I switches. The internal input points connect to analog common. The reference capacitor is charged to the reference voltage potential through SW_R. A feedback loop, closed around the integrator and comparator, charges the C_{AZ} capacitor with a voltage to compensate for buffer amplifier, integrator and comparator offset voltages.

4.2 Analog Input Signal Integration Phase (INT)

The TC5XX integrates the differential voltage between the (V_{IN+}) and (V_{IN-}) inputs. The differential voltage must be within the device's Common mode range V_{CMR}. The input signal polarity is normally checked via software at the end of this phase: CMPTR = 1 for positive polarity; CMPTR = 0 for negative polarity.


4.3 Reference Voltage De-integration Phase (D_{INT})

The previously charged reference capacitor is connected with the proper polarity to ramp the integrator output back to zero. An externally-provided, precision timer is used to measure the duration of this phase. The resulting time measurement is proportional to the magnitude of the applied input voltage.

4.4 Integrator Output Zero Phase (IZ)

This phase ensures the integrator output is at 0V when the Auto Zero phase is entered and that only system offset voltages are compensated. This phase is used at the end of the reference voltage de-integration phase and MUST be used for ALL TC5XX applications having resolutions of 12-bits or more. If this phase is not used, the value of the Auto Zero capacitor (C_{AZ}) must be about 2 to 3 times the value of the Integration capacitor (C_{INT}) to reduce the effects of charge sharing. The Integrator Output Zero phase should be programmed to operate until the output of the comparator returns "HIGH". The overall timing system is shown in Figure 4-1.

FIGURE 4-1: TYPICAL DUAL SLOPE A/D CONVERTER SYSTEM TIMING



5.0 ANALOG SECTION

5.1 Differential Inputs (V_{IN+} , V_{IN-})

The TC5XX operates with differential voltages within the input amplifier Common mode range. The amplifier Common mode range extends from 1.5V below positive supply to 1.5V above negative supply. Within this Common mode voltage range, Common mode rejection is typically 80dB. Full accuracy is maintained, however, when the inputs are no less than 1.5V from either supply.

The integrator output also follows the Common mode voltage. The integrator output must not be allowed to saturate. A worst case condition exists, for example, when a large, positive Common mode voltage, with a near full scale negative differential input voltage, is applied. The negative input signal drives the integrator positive when most of its swing has been used up by the positive Common mode voltage. For these critical applications, the integrator swing can be reduced. The integrator output can swing within 0.9V of either supply without loss of linearity.

5.2 Analog Common

Analog common is used as V_{IN} return during system zero and reference de-integrate. If V_{IN-} is different from analog common, a Common mode voltage exists in the system. This signal is rejected by the excellent CMR of the converter. In most applications, V_{IN-} will be set at a fixed known voltage (i.e., power supply common). A Common mode voltage will exist when V_{IN-} is not connected to analog common.

5.3 Differential Reference (V_{REF+} , V_{REF-})

The reference voltage can be anywhere within 1V of the power supply voltage of the converter. Rollover error is caused by the reference capacitor losing or gaining charge due to stray capacitance on its nodes.

The difference in reference for (+) or (-) input voltages will cause a rollover error. This error can be minimized by using a large reference capacitor in comparison to the stray capacitance.

5.4 Phase Control Inputs (A, B)

The A, B unlatched logic inputs select the TC5XX operating phase. The A, B inputs are normally driven by a microprocessor I/O port or external logic.

5.5 Comparator Output


By monitoring the comparator output during the fixed signal integrate time, the input signal polarity can be determined by the microprocessor controlling the conversion. The comparator output is HIGH for positive signals and LOW for negative signals during the signal integrate phase (see Figure 5-1).

During the reference de-integrate phase, the comparator output will make a HIGH-to-LOW transition as the integrator output ramp crosses zero. The transition is used to signal the processor that the conversion is complete.

The internal comparator delay is 2 μ sec, typically. Figure 5-1 shows the comparator output for large positive and negative signal inputs. For signal inputs at or near zero volts, however, the integrator swing is very small. If Common mode noise is present, the comparator can switch several times during the beginning of the signal integrate period. To ensure that the polarity reading is correct, the comparator output should be read and stored at the end of the signal integrate phase.

The comparator output is undefined during the Auto Zero phase and is used to time the Integrator Output Zero phase. (See Section 7.6, Integrator Output Zero Phase).

FIGURE 5-1: COMPARATOR OUTPUT



6.0 TYPICAL APPLICATIONS

6.1 Component Value Selection

The procedure outlined below allows the user to arrive at values for the following TC5XX design variables:

1. Integration Phase Timing
2. Integrator Timing Components (R_{INT} , C_{INT})
3. Auto Zero and Reference Capacitors
4. Voltage Reference

6.2 Select Integration Time

Integration time must be picked as a multiple of the period of the line frequency. For example, T_{INT} times of 33msec, 66msec and 132msec maximize 60Hz line rejection.

6.3 DINT and IZ Phase Timing

The duration of the DINT phase is a function of the amount of voltage stored on the integrator during T_{INT} and the value of V_{REF} . The DINT phase must be initiated immediately following INT and terminated when an integrator output zero-crossing is detected. In general, the maximum number of counts chosen for DINT is twice that of INT (with V_{REF} chosen at $V_{IN(MAX)}/2$).

6.4 Calculate Integrating Resistor (R_{INT})

The desired full scale input voltage and amplifier output current capability determine the value of R_{INT} . The buffer and integrator amplifiers each have a full-scale current of 20 μ A.

The value of R_{INT} is therefore directly calculated in the following equation:

EQUATION 6-1:

$$R_{INT}(\text{in } M\Omega) = \frac{V_{IN(MAX)}}{20}$$

Where:
 $V_{IN(MAX)}$ = Maximum input voltage (full count voltage)
 R_{INT} = Integrating Resistor (in M Ω)
 For loop stability, R_{INT} should be $\geq 50k\Omega$.

6.5 Select Reference (C_{REF}) and Auto Zero (C_{AZ}) Capacitors

C_{REF} and C_{AZ} must be low leakage capacitors (such as polypropylene). The slower the conversion rate, the larger the value C_{REF} must be. Recommended capacitors for C_{REF} and C_{AZ} are shown in Table 6-1. Larger values for C_{AZ} and C_{REF} may also be used to limit rollover errors.

TABLE 6-1: C_{REF} AND C_{AZ} SELECTION

Conversions Per Second	Typical Value of C_{REF} , C_{AZ} (μ F)	Suggested* Part Number
>7	0.1	SMR5 104K50J01L4
2 to 7	0.22	SMR5 224K50J02L4
2 or less	0.47	SMR5 474K50J04L4

Note: Manufactured by Evox-Rifa, Inc.

6.6 Calculate Integrating Capacitor (C_{INT})

The integrating capacitor must be selected to maximize integrator output voltage swing. The integrator output voltage swing is defined as the absolute value of V_{DD} (or V_{SS}) less 0.9V (i.e., $|V_{DD} - 0.9V|$ or $|V_{SS} + 0.9V|$). Using the 20 μ A buffer maximum output current, the value of the integrating capacitor is calculated using the following equation.

EQUATION 6-2:

$$C_{INT} = \frac{(T_{INT}) (20 \times 10^{-6})}{(V_S - 0.9)} \mu\text{F}$$

Where:
 T_{INT} = Integration Period
 $V_S = |V_{DD}|$ or $|V_{SS}|$, whichever is less (TC500/A)
 $V_S = |V_{DD}|$ (TC510, TC514)

It is critical that the integrating capacitor has a very low dielectric absorption. Polypropylene capacitors are an example of one such dielectric. Polyester and Polybiphenyl capacitors may also be used in less critical applications. Table 6-2 summarizes recommended capacitors for C_{INT} .

TABLE 6-2: RECOMMENDED CAPACITOR FOR C_{INT}

Value	Suggested Part Number*
0.1	SMR5 104K50J01L4
0.22	SMR5 224K50J02L4
0.33	SMR5 334K50J03L4
0.47	SMR5 474K50J04L4

Note: Manufactured by Evox-Rifa, Inc.

6.7 Calculate V_{REF}

The reference deintegration voltage is calculated using the following equation:

EQUATION 6-3:

$$V_{REF} = \frac{(V_S - 0.9) (C_{INT}) (R_{INT})}{2(R_{INT})} V$$

7.0 DESIGN CONSIDERATIONS

7.1 Noise

The threshold noise (N_{TH}) is the algebraic sum of the integrator noise and the comparator noise. This value is typically $30\mu\text{V}$. Figure 7-1 shows how the value of the reference voltage can affect the final count. Such errors can be reduced by increased integration times, in the same way that 50/60Hz noise is rejected. The signal-to-noise ratio is related to the integration time (T_{INT}) and the integration time constant (R_{INT}) (C_{INT}) as follows:

EQUATION 7-1:

$$S/N \text{ (dB)} = 20 \text{ Log} \left(\frac{V_{IN}}{30 \times 10^{-6}} \cdot \frac{t_{INT}}{(R_{INT}) \cdot (C_{INT})} \right)$$

7.2 System Timing

To obtain maximum performance from the TC5XX, the overshoot at the end of the De-integration phase must be minimized. Also, the Integrator Output Zero phase must be terminated as soon as the comparator output returns high. (See Figure 4-1).

Figure 4-1 shows the overall timing for a typical system in which a TC5XX is interfaced to a microcontroller. The microcontroller drives the A, B inputs with I/O lines and monitors the comparator output, CMPTR, using an I/O line or dedicated timer capture control pin. It may be necessary to monitor the state of the CMPTR output in addition to having it control a timer directly for the Reference De-integration phase. (This is further explained below.)

The timing diagram in Figure 4-1 is not to scale, as the timing in a real system depends on many system parameters and component value selections. There are four critical timing events (as shown in Figure 4-1): sampling the input polarity; capturing the de-integration time; minimizing overshoot and properly executing the Integrator Output Zero phase.

7.3 Auto Zero Phase

The length of this phase is usually set to be equal to the Input Signal Integration time. This decision is virtually arbitrary since the magnitudes of the various system errors are not known. Setting the Auto Zero time equal to the Input Integrate time should be more than adequate to null out system errors. The system may remain in this phase indefinitely (i.e., Auto Zero is the appropriate Idle state for a TC5XX device).


7.4 Input Signal Integrate Phase

The length of this phase is constant from one conversion to the next and depends on system parameters and component value selections. The calculation of T_{INT} is shown elsewhere in this data sheet. At some point near the end of this phase, the microcontroller should sample CMPTR to determine the input signal polarity. This value is, in effect, the Sign Bit for the overall conversion result. Optimally, CMPTR should be sampled just before this phase is terminated by changing AB from 10 to 11. The consideration here is that, during the initial stage of input integration when the integrator voltage is low, the comparator may be affected by noise and its output unreliable. Once integration is well underway, the comparator will be in a defined state.

7.5 Reference De-integration

The length of this phase must be precisely measured from the transition of AB from 10 to 11 to the falling edge of CMPTR. The comparator delay contributes some error in timing this phase. The typical delay is specified to be $2\mu\text{sec}$. This should be considered in the context of the length of a single count when determining overall system performance and possible single count errors. Additionally, Overshoot will result in charge accumulating on the integrator after its output crosses zero. This charge must be nulled during the Integrator Output Zero phase.


FIGURE 7-1: NOISE THRESHOLD



7.6 Integrator Output Zero Phase

The comparator delay and the controller's response latency may result in overshoot, causing charge buildup on the integrator at the end of a conversion. This charge must be removed or performance will degrade. The Integrator Output Zero phase should be activated ($AB = 00$) until $CMPTR$ goes high. It is absolutely critical that this phase be terminated immediately so that Overshoot is not allowed to occur in the opposite direction. At this point, it can be assured that the integrator is near zero. Auto Zero should be entered ($AB = 01$) and the TC5XX held in this state until the next cycle is begun (see Figure 7-2).

FIGURE 7-2: OVERSHOOT



7.7 Using the TC510/TC514

7.7.1 NEGATIVE SUPPLY VOLTAGE CONVERTER (TC510, TC514)

A capacitive charge pump is employed to invert the voltage on V_{DD} for negative bias within the TC510/TC514. This voltage is also available on the V_{OUT} pin to provide negative bias elsewhere in the system. Two external capacitors are required to perform the conversion.

Timing is generated by an internal state machine driven from an on-board oscillator. During the first phase, capacitor C_F is switched across the power supply and charged to V_{S+} . This charge is transferred to capacitor C_{OUT-} during the second phase. The oscillator normally runs at 100kHz to ensure minimum output ripple. This frequency can be reduced by placing a capacitor from OSC to V_{DD} . The relationship between the capacitor value is shown in Section 9.0.

7.7.2 ANALOG INPUT MULTIPLEXER (TC514)

The TC514 is equipped with a four input differential analog multiplexer. Input channels are selected using select inputs ($A1, A0$). These are high-true control signals (i.e., channel 0 is selected when ($A1, A0 = 00$)).

TC500/A/510/514

8.0 DESIGN EXAMPLE (SEE FIGURES 8-1 TO 8-4)

Given: Required Resolution: (16 Bits (65,536 counts).

Maximum V_{IN} : $\pm 2V$

Power Supply Voltage: +5V

60Hz System

Step 1: Pick integration time (t_{INT}) as a multiple of the line frequency:

$1/60\text{Hz} = 16.6\text{msec}$. Use 4x line frequency
 $= 66\text{msec}$

Step 2: Calculate R_{INT}

$R_{INT} = V_{IN(MAX)} / 20\mu A = 2 / 20\mu A = 100k\Omega$

Step 3: Calculate C_{INT} for maximum (4V) integrator output swing:

$C_{INT} = (t_{INT}) (20 \times 10^{-6}) / (V_S - 0.9)$
 $= (.066) (20 \times 10^{-6}) / (4.1)$
 $= .32\mu F$ (use closest value: $0.33\mu F$)

Note: Microchip recommended capacitor:
Evox-Rifa p/n: 5MR5 334K50J03L4.

Step 4: Choose C_{REF} and C_{AZ} based on conversion rate:

Conversions/sec:
 $= 1 / (T_{AZ} + T_{INT} + 2 T_{INT} + 2\text{msec})$
 $= 1 / (66\text{msec} + 66\text{msec}$
 $+ 132\text{msec} + 2\text{msec})$
 $= 3.7 \text{ conversions/sec}$

From which $C_{AZ} = C_{REF} = 0.22\mu F$
(see Table 6-1)

Note: Microchip recommended capacitor:
Evox-Rifa p/n: 5MR5 224K50J02L4

Step 5: Calculate V_{REF}

EQUATION 8-1:

$$V_{REF} = \frac{(V_S - 0.9) (C_{INT}) (R_{INT})}{2(T_{INT})}$$
$$= (4.1) (0.33 \times 10^{-6}) (10^5) / 2(.066)$$
$$= 1.025V$$

FIGURE 8-1: TC510 DESIGN SAMPLE





FIGURE 8-2: TC514 DESIGN EXAMPLE



TC500/A/510/514

FIGURE 8-3: TC510 TO IBM® COMPATIBLE PRINTER PORT











FIGURE 8-4: TC514 TO IBM COMPATIBLE PRINTER PORT



TC500/A/510/514

9.0 TYPICAL CHARACTERISTICS

The graphs and tables following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range), and therefore outside the warranted range.



10.0 PACKAGING INFORMATION

10.1 Package Marking Information

Package marking data not available at this time.

10.2 Taping Forms

Component Taping Orientation for 16-Pin SOIC (Wide) Devices

Standard Reel Component Orientation
for TR Suffix Device

Carrier Tape, Number of Components Per Reel and Reel Size				
Package	Carrier Width (W)	Pitch (P)	Part Per Full Reel	Reel Size
16-Pin SOIC (W)	16 mm	12 mm	1000	13 in

Component Taping Orientation for 24-Pin SOIC (Wide) Devices


Standard Reel Component Orientation
for TR Suffix Device

Carrier Tape, Number of Components Per Reel and Reel Size				
Package	Carrier Width (W)	Pitch (P)	Part Per Full Reel	Reel Size
24-Pin SOIC (W)	24 mm	12 mm	1000	13 in

TC500/A/510/514

10.2 Taping Forms (Continued)

Component Taping Orientation for 28-Pin SOIC (Wide) Devices




Standard Reel Component Orientation
for TR Suffix Device

Carrier Tape, Number of Components Per Reel and Reel Size


Package	Carrier Width (W)	Pitch (P)	Part Per Full Reel	Reel Size
28-Pin SOIC (W)	24 mm	12 mm	1000	13 in

10.3 Package Dimensions

16-Pin PDIP (Narrow)




16-Pin SOIC (Narrow)



TC500/A/510/514


10.3 Packaging Dimensions (Continued)

16-Pin SOIC (Wide)



Dimensions: inches (mm)


24-Pin PDIP (Narrow)



Dimensions: inches (mm)


10.3 Packaging Dimensions (Continued)

24-Pin SOIC (Wide)



Dimensions: inches (mm)


28-Pin PDIP (Narrow)



Dimensions: inches (mm)

TC500/A/510/514

10.3 Package Dimensions (Continued)



SALES AND SUPPORT

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office
2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

TC500/A/510/514

NOTES:

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.