

ADPCM VOICE SYNTHESIZER (PowerSpeechÔ)

INTRODUCTION

The W528xxx family are programmable speech synthesis ICs that utilize the ADPCM coding method to generate all types of voice effects.

The W528xxx's LOAD and JUMP commands and four programmable registers provide powerful user-programmable functions that make this chip suitable for an extremely wide range of speech IC applications. Before developing their own *PowerSpeech*Ô programs and codes, customers should review the application notes presented below.

The W528xxx family includes the W528S03, W528S05, W528S08, W528S10, W528S12, W528S15, W528S20, W528S25, W528S30, W528S40, W528S50 and W528S60.

The ROM size of each of these products is shown below:

BODY	W528S03	W528S05	W528S08	W528S10	W528S12	W528S15
Duration	3 Sec	5 Sec	8 Sec	10 Sec	12 Sec	15 Sec
ROM Size(bit)	96K	128K	288K	336K	384K	480K
BODY	W528S20	W528S25	W528S30	W52840	W528S50	W528S60
Duration	20 Sec	25 Sec	30 Sec	40 Sec	50 Sec	60 Sec
ROM Size(bit)	576K	672K	768K	1216K	1376K	1536K

FEATURES

- Programmable speech synthesizer
- Wide operating voltage range: 2.4 to 5.5 volts
- 4-bit ADPCM synthesis method
- Provides 4 direct trigger inputs that can easily be extended to 8 or 12 matrix trigger inputs
- Two trigger input debounce times (Long/ Short) can be set
- Provides up to 2 LEDs and 3 STOP outputs
- Every LED pin can drive 3 LEDs simultaneously
- LED flash frequency: 3 Hz
- AUD output current: 5 mA
- Flexible functions programmable through the following:
 - LD (load), JP (jump) commands
 - Four registers: R0, EN, STOP, and MODE
 - Conditional instructions
 - Speech equation
 - END instruction

Public Release Date: March 1999

Revision A1



- Global repeat setting
- Output frequency and LED flash type setting
- Programmable power-on initialization (POI) (can be interrupted by trigger inputs)
- POI delay time of 160 mS ensures stable voltage when chip is powered on
- Can be programmed for the following functions:
- Interrupt or non-interrupt for rising or falling edge of each trigger pin (this feature determines retriggerable, non-retriggerable, overwrite, and non-overwrite features of each trigger pin)
 - Four playing modes:

One Shot (OS)

Level Hold (LH)

Single-cycle level hold (S_LH)

Complete-cycle level hold (C_LH)

- Stop output signal setting
- Serial, direct, or random trigger mode setting
- Four frequency options (4/4.8/6/8 KHz) and LED On/Off control can be set independently in each GO instruction of speech equation
- Independent control of LED 1 and LED 2
- Total of 256 voice group entries available for programming
- Provides the following mask options:
 - LED flash type: synchronous/alternate
 - LED 1 section-controlled: Yes/No
 - LED 2 section-controlled/STPC-controlled
 - LED volume-controlled: No/Yes



FUNCTIONAL DESCRIPTION

1. Instruction Sets

The W528xxx family *PowerSpeech*Ô program instruction sets include unconditional instructions and conditional instructions. Most of these instructions are programmed by writing "LD (Load)" and "JP (Jump)" commands and by modifying the content of the R0, EN, STOP, and MODE registers.

Registers

A. R0 Register

R0 is an 8-bit register that stores the entry values of from 0 to 255 voice groups. The structure of this register is shown below:

R0:

Bit: 7 6 5 4 3 2 1 0

B. EN Register

EN is an 8-bit register that stores the rising/falling edge enable or disable status information for all trigger pins, which determines whether each trigger pin is retriggerable, non-retriggerable, overwrite, or non-overwrite. The 8-bit structure of this register and the rising or falling edge of the triggers corresponding to each bit are shown below:

EN:

Bit: 7 5 2 0 6 4 3 1 3r 4f 3f 1f Trigger: 4r 2r 1r 2f

The digits 1 to 4 represent triggers 1 to 4, respectively; "r" represents the rising edge; and "f" represents the falling edge. When any one of the eight bits is set to "1," the rising or falling edge of the corresponding trigger pin can be enabled, interrupting the current state.

C. STOP Register

The STOP register stores stop output status information to determine the voltage level of each stop output pin. The 8-bit structure of this register and the stop output pin corresponding to each bit are shown below:

STOP:

Bit: 3 2 1 6 5 4 0 Χ Χ Χ Χ **STPC STPB** STOP: X **STPA**

D. MODE Register

The MODE register is used to store operand information to select among various operating modes as shown below.

[&]quot;X" indicates a "don't care" bit.



MODE:

Bit:	7	6	5	4	3	2	1	0
MODE:	Flash/DC	LED2/STPC	TG4/LED2-STPC	Long / Short	Χ	Χ	Χ	Χ

Bit 7 is used to determine the output status of LED1 and/or LED2: Flash alternate or synchronous output (by mask option), or DC (LED will be lit constantly without flash).

Bit 6 and bit 5 together determine whether the I/O pin (i.e., pin 4) acts as a trigger input pin, LED output pin, or STOP output pin.

Bit 4 is used to determine whether the debounce time for all trigger inputs is long (around 45 mS) or short (around 350μ S).

Commands

A. Unconditional Instructions


Load (LD) command:

This command can load value or operand data into the R0, EN, STOP, or MODE register.

LD R0, value:

This instruction is used to load a voice group entry value into register R0, as shown in the following example.

Example:




Value: 0 to 255

LD EN, operand:

This instruction is used to define the trigger interrupt settings by loading the operand message into register EN. The following example illustrates how the settings are defined.

Example:



a. When the rising edge of TG3 (3R) is activated, the EN register will cause TG3 to interrupt the current playing state and jump immediately to voice group 6, the voice group that corresponds to 3R.




- b. When the falling edge of TG1 goes active, the EN register will cause TG1 to interrupt the current playing state and jump immediately to voice group 0, the voice group that corresponds to 1F.
- c. No action will be taken when the other trigger pins are pressed, because the corresponding bits are set to "0."

LD STOP, operand:

This instruction loads the operand message into the STOP register to set the output levels of the stop signals. When a particular STOP bit is set to "1," the corresponding stop signal will be an active low output.

Example:




- a. The STPA and STPB output signals will be high outputs.
- b. The STPC output signal will be a low output.
- c. The second bit "1" is a "don't care" bit and so has no effect on the stop signal output setting.

LD MODE, operand:

This instruction is used to select among various operating modes. It loads an operand message into the MODE register to select one mode from each of several pairs of modes.

A "1" for one of these bits selects the first of the pair of modes indicated; a "0" selects the second of the pair. The following example describes the MODE setting of the W528xxx product.

Example:



- a. The LED is set as a flash type, with the flash frequency 3 Hz.
- b. Pin 4 (TG4/LED2-STPC) is configured as either the LED2 or STPC output (determined by bit 6, LED2/STPC).
- c. Pin 4 is configured as the LED2 output pin.
- d. The debounce time of the trigger inputs is set to long (around 45 mS).

JUMP (JP) Command:

JP value:



Instructs device to jump directly to the voice group corresponding to the value indicated. The voice group value may range from 0 to 127.

JP R0:

Instructs device to jump to whatever voice group is indicated by the value currently stored in register R0.

B. Conditional Instructions:

Conditional instructions are executed only when the conditions specified in the instructions hold. The conditional instructions are listed below. An explanation of the notation used in the instructions follows.

(Note: There are no conditional instructions for LD MODE.)

Load (LD) command:

LD R0, value @LAST:

Load the voice group entry value into R0 when the last global repeat sound cycle is finished.

LD R0, value @TGn_HIGH (or_LOW):

If the n-th (n: 1 to 4) trigger pin status is kept at "High" (or "Low") voltage level, then load the value into R0 register.

LD EN, operand @LAST:

Load the operand message into EN register when the last global repeat sound cycle is finished.

LD STOP, operand @LAST:

Load the operand message into STOP register when the last global repeat sound cycle is finished.

Jump (JP) command:

JP value @LAST:

When the last global repeat sound cycle is finished, jump to the group entry value indicated (range: 0 to 127) and begin execution.

JP R0 @LAST:

When the last global repeat sound cycle is finished, jump to the group entry value indicated by the R0 register and begin execution.



JP value @TGn HIGH (or _LOW):

If the n-th (n: 1 to 4) trigger pin is kept at "High" (or "Low") voltage level, then jump to the indicated value (range: 0 to 127) and begin execution.

JP R0 @TGn HIGH (or _LOW):

If the n-th (n: 1 to 4) trigger pin is kept at "High" (or "Low") voltage level, then jump to the group entry value indicated by the R0 register and begin execution.

C. End Instruction:

END:

This command instructs the chip to cease all activity immediately.

D. Instruction Set List:

	INSTRUCTION	RANGE	DESCRIPTION	DEFAULT VALUE
Unconditional	LD R0, value	0–255	R0 < value	0000 0000
	LD EN, operand	_	EN < operand	1111 1111
	LD STOP, operand	_	STOP < operand	xxxx x111
	LD MODE, operand	-	MODE < operand	1111 xxxx
	JP value	0–127	Jump to the group entry value indicated	
	JP R0	0–255	Jump to the group entry indicated by R0	
Conditional	LD R0, value @LAST	0–255	If last global repeat finished, R0 < value	
	LD R0, value @TGn_HIGH	0–255	If TGn (n: 1-4) status is high level, R0 < value	
	LD R0, value @TGn_LOW	0–255	If TGn (n: 1-4) status is low level, R0 < value	
	LD EN, operand @LAST	_	If last global repeat finished, EN < operand	
	LD STOP, operand @LAST	_	If last global repeat finished, STOP < operand	
	JP value @LAST	0–127	If last global repeat finished, jump to the group entry value indicated	
	JP R0 @LAST	0–255	If last global repeat finished, jump to the group entry value indicated in R0	
	JP value @TGn_HIGH	0–127	If TGn (n: 1-4) status is high level, jump to the group entry value indicated	
	JP value @TGn_LOW	0–127	If TGn (n: 1-4) status is low level, jump to the group entry value indicated	



Instruction Set List, continued

	INSTRUCTION	RANGE	DESCRIPTION	DEFAULT VALUE
Conditional	JP R0 @TGn_HIGH	0–255	If TGn (n: 1-4) status is high level, jump to the group entry value indicated in R0	
	JP R0 @TGn_LOW	0–255	If TGn (n: 1-4) status is low level, jump to the group entry value indicated in R0	
END	END	_	Stop all activity and enter standby state	

2. Mask Option Description

The mask options of the W528xxx *PowerSpeech*Ô are used to select features that cannot be programmed through the chip's registers. The W528xxx provides four mask options, which are listed in the following table:

MASK OPTION	INSTRUCTION	DEMO CHIP OPTION
LED flash type (Asynchronous/Synchronous)	LED_ASYN; (default) LED_SYN	_
LED volume controlled (No/Yes)	LED_VOL_OFF; (default) LED_VOL_ON	If LED_VOL_ON is set, the other mask options will be of no use
LED1: section-controlled (Yes/No)	LED1_S_CTL; (default) LED1_S_OFF	-
LED2: section-controlled /STPC-controlled	LED2_S_CTL; (default) LED2_STC_CTL	-

Notes:

- 1. The demo chip for the W528xxx series is the W5280.
- 2. The mask options can be configured automatically by the W5280.

3. Speech Equation Description

Speech equations are used to define the combination of playback sounds. The following is an example of the speech equation format:

```
i: N

H4+m1*Sound1_FL+m2*Sound2_FL+[1FFFF]+...T4

END
```



where

i defines the voice group number (from 0 to 255);

N defines the number of global repeats (from 1 to 16);

m1 and m2 define the number of local repeats (from 1 to 7);

Sound1 and Sound2 are files containing ADPCM converted voice data;


_FL is the section control setting, for which the parameters F and L are as follows:

F	0	1	2	3
Frequency	4 KHz	4.8 KHz	6 KHz	8 KHz

L	1	0
LED status	On	Off

[1FFFF] is a period of silence of length 1FFFF.

H4 and **T4** are the Head file and Tail file with 4-bit ADPCM data format. These two files can be used to eliminate the popping sound when the sound starts and stops. The following is a sample waveform:




4. Programmable Power-on Initialization

Whenever the W528xxx *PowerSpeech*Ô is powered on, the programs contained in the 32nd voice group will be executed immediately. Thus the user can write programs into this group to set the initial power-on state. If the user does not wish to execute any programs at power-on, an "END" instruction should be entered in group 32.

5. PowerSpeechÔ Program Format

The W528xxx *PowerSpeech*Ô enables users to define the functions of their products using the W528xxx *PowerSpeech*Ô programming language. An example (for reference only) of the W528xxx *PowerSpeech*Ô program format is shown below. (Explanatory notes follow the example.)





Notes:

(1) **Bodies:** The user must first define the *PowerSpeech*Ô body to be used, or else an error message will appear during compiling. The *PowerSpeech*Ô bodies include the following:

W528xxx: W528S03, W528S05, W528S08, W528S10, W528S12, W528S15, W528S20, W528S25, W528S30, W528S40, W528S50 and W528S60.

- (2) Mask Options: See page 8 above.
- (3) **Declarations:** State the output frequency and LED on/off state, as follows:

LED on/off:

LED0: LED off (default)

LED1: LED on
Output frequency:
FREQ0: 4KHz
FREQ1: 4.8 KHz
FREQ2: 6 KHz (default)

FREQ3: 8 KHz

(4) **Program body**: Write application program and speech operations, including the following:

Define entry point of speech group.

Determine number of global repeats.

Describe speech equations.

Define the register values.

(5) Group body: Define the voice group entry point.

PRODUCT	GROUP ENTRY POINTS	TG H/W ENTRY POINTS	POWER-ON ENTRY POINT
W528xxx	0-255	0-7	32

(6) **Note:** A semicolon (";") is used to distinguish characters that are not part of the program. Characters written to the right of the semicolon are not considered part of the content of the program.



(7) **Global Repeat:** The global repeat instruction is " n " where n is from 1 to 16. This instruction must be placed on the same line as the group entry point. The global repeat instruction can be represented in three ways, as shown below.

0: 3 H4+sound+T4 END

0: ; default = 1 H4+sound+T4 END

- (8) Speech equation: See page 8 and page 9 above.
- (9) **Blank:** A voice group entry point must be followed by one full blank line without any instructions or speech equations. The "n" instruction must follow the entry point, however.

6. Programming Examples (for reference only)

This section presents several examples of how the functions of the W528xxx *PowerSpeech*Ô may be programmed. Customer programs should be written in ASCII code using a text editor; after compiling, the sound effects resulting from the programs can be tested using a Winbond demo board.

Example1: Four playing mode settings

a. One-shot Trigger Mode


0: ; TG1 falling edge group entry point

LD EN, 0X01 ; Enable TG1 falling edge input only

H4+sound+T4

END

The timing diagram for this example is shown below:





b. Level Hold Trigger Mode

0: ; TG1 falling edge group entry point

LD EN, 0X11 ; Enable TG1 falling and rising edge input


H4+sound1+T4

JP 0

4: ; TG1 rising edge group entry point

END

The timing diagram is shown below:



c. Completed Cycle Level Hold

0: ; TG1 falling edge group entry point


LD EN, 0X01 ; Enable TG1 falling edge input only

H4+sound1+T4

JP 0 @TG1_LOW ; If TG1 state is low, jump to 0 entry point

END

The timing diagram is shown below:



d. Single Cycle Level Hold

0: ; TG1 falling edge group entry point

LD EN, 0X11 ; Enable TG1 falling and rising edge input

H4+sound1+T4


END

4:

END

The timing diagram is shown below:






Example 2: Retriggerable and Non-retriggerable setting

a. Retriggerable:


The timing diagram is shown below:



b. Non-retriggerable:

```
0:
LD EN, 0x00
.
.
.
LD EN, 0x01
END
```

The timing diagram is shown below:






Example 3: Serial Playing Mode (5 segments)

W528S03	
32: (for reference only)	10:
LD R0, 8	LD R0, 11
LD EN, 0X01	H4+S3+T4
END	END
0:	11:
JP R0	LD R0, 12
8:	H4+S4+T4
LD R0, 9	END
H4+S1+T4	12:
END	LD R0, 8
9:	H4+S5+T4
LD R0, 10	END
H4+S2+T4	
END	

The timing diagram is shown below:



Example 4: Random (1)


W528S03	
32: (for reference only)	18:
LD R0.8	H4+S1+T4
LD EN,0X01	LD R0, 9
END	JP 31
0:	19:
LD EN, 0X00	H4+S2+T4
JP R0	LD R0, 8
8:	JP 31
JP 18 @TG1_HIGH	20:
9:	H4+S3+T4
JP 19 @TG1_HIGH	LD R0, 11



Example 4, continued

10:	JP 31
JP 20 @TG1_HIGH	21:
11:	H4+S4+T4
JP 21 @TG1_HIGH	LD R0, 10
JP 8	31:
	LD EN, 0X01
	END

The timing diagram is shown below:




Example 5: Random (2)

W528S03	
32: (for reference only)	8:
LD EN, 0X11	H4+S4+T4
END	END
0:	9:
LD R0, 8	H4+S1+T4
[100]	END
LD R0, 9	10:
[200]	H4+S5+T4
LD R0, 10	END
[300]	11:
LD R0, 11	H4+S3+T4
[350]	END
LD R0, 12	12:
[300]	H4+S2+T4
JP 0	END
4:	
JP R0	



The timing diagram is shown below:



7. Application Examples (for reference only)

The following paragraph presents several special application examples.

Example 1: Power-on Trigger:


If one of the trigger pins is always grounded, then the sound corresponding to that trigger will be played out at power-on.

Program:

W528S03	9:
32: (for reference only)	H4+S2+T4
LD EN, 0X00	LD EN, 0X0F
JP 8 @TG1_LOW	END
JP 9 @TG2_LOW	2:
JP 10 @TG3_LOW	10:
JP 11 @TG4_LOW	H4+S3+END
LD EN, 0X0F	LD EN, 0X0F
0:	END
8:	3:
H4+S1+T4	11:
LD EN, 0X0F	H4+S4+T4
END	LD EN, 0X0F
1:	END



Application Circuit:



Example 2: 8 TG Input Application:

In this application, the 4 trigger inputs are expanded to 8 trigger inputs. Program:

<u> </u>	, -		
W528S03			
32: (for reference only) LD MODE, 0XB0 LD STOP, 0X00 LD EN, 0X0F END	; STPA set to low level ; One Shot play mode		
0:			
LD EN,0X00	; disable trigger pin		
LD STOP, 0X01	; STPA set to high level		
JP 8 @TG1_LOW	; check VSS		
LD STOP, 0X00	; STPA set to low level		
LD EN,0X0F	; enable trigger pin		
H4+V2+T4 END	; play V2; pseudo trigger pin		
8:			
LD STOP, 0X00	; STPA set to low level		
LD EN,0X0F	; enable trigger pin		
H4+V1+T4	; play V1		
END			
1:	· diaable trigger pin		
LD EN,0X00	; disable trigger pin		
LD STOP, 0X01	; STPA set to high level		
JP 9 @TG2_LOW	; check VSS		
LD STOP, 0X00	; STPA set to low level		




Example 2, Continued

LD EN,0X0F	; enable trigger pin
H4+V4+T4	; play V4; pseudo trigger pin
END	, play v+, pseudo ingger pin
9:	
LD STOP, 0X00	: STPA set to low level
LD EN,0X0F	; enable trigger pin
H4+V3+T4	; play V3
END	, posy 10
2:	
LD EN,0X00	; disable trigger pin
LD STOP, 0X01	; STPA set to high level
JP 10 @TG3_LOW	; check VSS
LD STOP, 0X00	; STPA set to low level
LD EN,0X0F	; enable trigger pin
H4+V6+T4	; play V6 ; pseudo trigger pin
END	
10:	
LD STOP, 0X00	; STPA set to low level
LD EN,0X0F	; enable trigger pin
H4+V5+T4	; play V5
END	
3:	
LD EN,0X00	; disable trigger pin
LD STOP, 0X01	; STPA set to high level
JP 10 @TG4_LOW	; check VSS
LD STOP, 0X00	; STPA set to low level
LD EN,0X0F	; enable trigger pin
H4+V8+T4	; play V8 ; pseudo trigger pin
END	
11:	CTDA get to level level
LD STOP, 0X00 LD EN,0X0F	; STPA set to low level ; enable trigger pin
1	1
H4+V7+T4 END	; play V7
LIND	



Application Circuit



Example 3: 12 TG Inputs Application

Program:

W528S03	
32: (for reference only) LD MODE, 0XB0 LD STOP, 0X00 LD EN, 0X0F END	; pin4 set as TG4 pin ; set STPA and STPB = 0
0: LD EN, 0X00 LD STOP, 0X03 JP 10 @TG1_LOW LD STOP, 0X02 JP 11 @TG1_LOW LD STOP, 0X01 JP 12 @TG1_LOW LD STOP, 0X00 LD STOP, 0X00 END	; disable all TGs ; STPA, STPB all set to 1 ; play V10 ; STPB, STPA = "10" ; play V11 ; STPB, STPA = "01" ; play V12 ; set STPA and STPB = 0
1: LD EN, 0X00 LD STOP, 0X03 JP 20 @TG2_LOW LD STOP, 0X02 JP 21 @TG2_LOW	; disable all TGs ; STPA, STPB all set to 1 ; play V20 ; STPB, STPA = "10" ; play V21




Example 3, Continued


	iplo o, Communa			
	LD STOP, 0X01	; STPB, STPA = "01"		
	JP 22 @TG2_LOW	; play V22		
	LD STOP, 0X00	; set STPA and STPB = 0		
	LD EN,0X0F			
	END			
2	2:			
	LD EN, 0X00	; disable all TGs		
	LD STOP, 0X03	; STPA, STPB all set to 1		
	JP 30 @TG3_LOW	; play V30		
	LD STOP, 0X02	; STPB, STPA = "10"		
	JP 31 @TG3_LOW	; play V31		
	LD STOP, 0X01	; STPB, STPA = "01"		
	JP 33 @TG3_LOW	; play V33		
	LD STOP, 0X00	; set STPA and STPB = 0		
	LD EN,0X0F END			
١.	3:			
'	LD EN, 0X00	: disable all TGs		
	LD STOP, 0X03	: STPA, STPB all set to 1		
	JP 40 @TG4 LOW	; play V40		
	LD STOP, 0X02	; STPB, STPA = "10"		
	JP 41 @TG4_LOW	; play V41		
	LD STOP, 0X01	; STPB, STPA = "01"		
	JP 42 @TG4_LOW	; play V42		
	LD STOP, 0X00	; set STPA and STPB = 0		
	LD EN,0X0F			
	END			
.	10:			
	H4+V11+T4			
	LD STOP, 0X00			
	LD EN, 0X0F			
	END			
	11:			
	H4+V12+T4			
	LD STOP, 0X00			
	LD EN, 0X0F			
	END			
<u> </u>				



Example 3, Continued



Application Circuit






Example 4: Power-on Reset Application

If a product designer wants to use the POI (Power-On Initialize) function while adding a large capacitor between VDD and ground to eliminate voltage ripple or noise, then a discharge resistor must be added between VDD and ground. This discharge resistor prevents the system from hanging when the power is turned off and then on again. The application circuit is shown below:

Application Circuit



R = 1 to 2 M Ω if C is larger than 470 μ F.