

# 16-Bit, 100ksps, Sampling ADCs

January 1999

### **FEATURES**

■ Sample Rate: 100ksps

■ Complete 16-Bit Solution on a Single 5V Supply

■ Unipolar Input Range: OV to 4V (LTC1605-1)

■ Bipolar Input Range: ±4V (LTC1605-2)

Power Dissipation: 55mW TypSignal-to-Noise Ratio: 86dB Typ

Operates with Internal or External Reference

Internal Synchronized Clock

### **APPLICATIONS**

- Industrial Process Control
- Multiplexed Data Acquisition Systems
- High Speed Data Acquisition for PCs
- Digital Signal Processing

### DESCRIPTION

The LTC®1605-1/LTC1605-2 are 100ksps, sampling 16-bit A/D converters that draw only 55mW (typical) from a single 5V supply. These easy-to-use devices include a sample-and-hold, precision reference, switched capacitor successive approximation A/D and trimmed internal clock.


The LTC1605-1's input range is 0V to 4V while the LTC1605-2's input range is ±4V. An external reference can be used if greater accuracy over temperature is needed.


The ADC has a microprocessor compatible, 16-bit or two byte parallel output port. A convert start input and a data ready signal (BUSY) ease connections to FIFOs, DSPs and microprocessors.

17, LTC and LT are registered trademarks of Linear Technology Corporation.

### TYPICAL APPLICATION

LTC1605-1 Low Power, 100kHz, 16-Bit Sampling ADC on 5V Supply






# **ABSOLUTE MAXIMUM RATINGS**

(Notes 1, 2)

$\begin{array}{cccccccccccccccccccccccccccccccccccc$
DGND, AGND1 and AGND2±0.3V
Analog Inputs (Note 3)
V <sub>IN</sub> ±25V
CAPV <sub>ANA</sub> + 0.3V to AGND2 – 0.3V
REFIndefinite Short to AGND2
Momentary Short to V <sub>ANA</sub>
B. I. I
Digital Input Voltage (Note 4)V <sub>SS</sub> – 0.3V to 10V
Digital Input Voltage (Note 4) $V_{SS} - 0.3V$ to $10V$ Digital Output Voltage $V_{DGND} - 0.3V$ to $V_{DIG} + 0.3V$
Digital Output Voltage $V_{DGND} - 0.3V$ to $V_{DIG} + 0.3V$
Digital Output Voltage V <sub>DGND</sub> – 0.3V to V <sub>DIG</sub> + 0.3V Power Dissipation 500mW
Digital Output Voltage $V_{DGND}$ – 0.3V to $V_{DIG}$ + 0.3V Power Dissipation 500mW Operating Ambient Temperature Range
Digital Output Voltage $V_{DGND}$ – 0.3V to $V_{DIG}$ + 0.3V Power Dissipation 500mW Operating Ambient Temperature Range LTC1605-1C/LTC1605-2C 0°C to 70°C
Digital Output Voltage $V_{DGND}$ – 0.3V to $V_{DIG}$ + 0.3V Power Dissipation 500mW Operating Ambient Temperature Range LTC1605-1C/LTC1605-2C

# PACKAGE/ORDER INFORMATION



Consult factory for Military grade parts.

# **CONVERTER CHARACTERISTICS** With external reference (Notes 5, 6).

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Resolution		•	16			Bits
No Missing Codes		•	15			Bits
Transition Noise				1		LSB
Integral Linearity Error	(Note 7)	•			±3	LSB
Zero Error	Ext. Reference = 2.5V (Note 8)	•			±10	mV
Zero Error Drift				±2		ppm/°C
Full-Scale Error Drift				±7		ppm/°C
Full-Scale Error	Ext. Reference = 2.5V (Notes 12, 13)	•			±0.50	%
Full-Scale Error Drift	Ext. Reference = 2.5V			±2		ppm/°C
Power Supply Sensitivity V <sub>ANA</sub> = V <sub>DIG</sub> = V <sub>DD</sub>	V <sub>DD</sub> = 5V ±5% (Note 9)				±8	LSB

# ANALOG INPUT (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>IN</sub>	Analog Input Range (Note 9)	$ \begin{array}{c} 4.75 \text{V} \leq \text{V}_{\text{ANA}} \leq 5.25 \text{V},  4.75 \text{V} \leq \text{V}_{\text{DIG}} \leq 5.25 \text{V} \\ \text{LTC1605-1} \\ \text{LTC1605-2} \end{array} $	• •		0 to 4 ±4		V
C <sub>IN</sub>	Analog Input Capacitance				10		pF
R <sub>IN</sub>	Analog Input Impedance				10		kΩ

# **DYNAMIC ACCURACY** (Notes 5, 14)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
S/(N + D)	Signal-to-(Noise + Distortion) Ratio	1kHz Input Signal (Note 14) 10kHz Input Signal 20kHz, –60dB Input Signal		87.5 87 30		dB dB dB
THD	Total Harmonic Distortion	1 3 4, 4 4 4		- 102 -94		dB dB
	Peak Harmonic or Spurious Noise	1kHz Input Signal 10kHz Input Signal		-102 -94		dB dB
	Full-Power Bandwidth	(Note 15)		275		kHz
	Aperture Delay			40		ns
	Aperture Jitter		Su	fficient to Meet	AC Specs	
	Transient Response	Full-Scale Step (Note 9)			2	μS
	Overvoltage Recovery	(Note 16)		150		ns

# INTERNAL REFERENCE CHARACTERISTICS (Note 5)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>REF</sub> Output Voltage	I <sub>OUT</sub> = 0	•	2.470	2.500	2.520	V
V <sub>REF</sub> Output Tempco	I <sub>OUT</sub> = 0			±5		ppm/°C
Internal Reference Source Current				1		μА
External Reference Voltage for Specified Linearity	(Notes 9, 10)		2.30	2.50	2.70	V
External Reference Current Drain	Ext. Reference = 2.5V (Note 9)	•			100	μА
CAP Output Voltage	I <sub>OUT</sub> = 0			2.50		V

# DIGITAL INPUTS AND DIGITAL OUTPUTS (Note 5)

SYMBOL	PARAMETER	CONDITIONS	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>IH</sub>	High Level Input Voltage	V <sub>DD</sub> = 5.25V	V <sub>DD</sub> = 5.25V ●		2.4			V
$V_{IL}$	Low Level Input Voltage	V <sub>DD</sub> = 4.75V		•			0.8	V
I <sub>IN</sub>	Digital Input Current	V <sub>IN</sub> = 0V to V <sub>DD</sub>		•			±10	μА
C <sub>IN</sub>	Digital Input Capacitance					5		pF
V <sub>OH</sub>	High Level Output Voltage	V <sub>DD</sub> = 4.75V	$I_0 = -10 \mu A$			4.5		V
			$I_0 = -200 \mu A$	•	4.0			V
$V_{OL}$	Low Level Output Voltage	V <sub>DD</sub> = 4.75V	I <sub>0</sub> = 160μA			0.05		V
			I <sub>0</sub> = 1.6mA	•		0.10	0.4	V
I <sub>OZ</sub>	Hi-Z Output Leakage D15 to D0	$V_{OUT} = OV \text{ to } V_{DD}, \overline{CS} \text{ High}$		•			±10	μА
$C_{OZ}$	Hi-Z Output Capacitance D15 to D0	CS High (Note 9)		•			15	pF
I <sub>SOURCE</sub>	Output Source Current	V <sub>OUT</sub> = 0V				-10		mA
I <sub>SINK</sub>	Output Sink Current	$V_{OUT} = V_{DD}$				10		mA



### TIMING CHARACTERISTICS (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
f <sub>SAMPLE(MAX)</sub>	Maximum Sampling Frequency		•	100			kHz
t <sub>CONV</sub>	Conversion Time		•			8	μS
t <sub>ACQ</sub>	Acquisition Time		•			2	μS
t <sub>1</sub>	Convert Pulse Width	(Note 11)	•	40			ns
$\overline{t_2}$	Data Valid Delay After R/C↓	(Note 9)	•			8	μS
t <sub>3</sub>	BUSY Delay from R/C ↓	C <sub>L</sub> = 50pF	•			65	ns
t <sub>4</sub>	BUSY Low					8	μS
t <sub>5</sub>	BUSY Delay After End of Conversion				220		ns
t <sub>6</sub>	Aperture Delay				40		ns
t <sub>7</sub>	Bus Relinquish Time		•	10	35	83	ns
t <sub>8</sub>	BUSY Delay After Data Valid		•	50	200		ns
t <sub>9</sub>	Previous Data Valid After R/C↓				7.4		μS
t <sub>10</sub>	R/C to CS Setup Time	(Notes 9, 10)		10			ns
t <sub>11</sub>	Time Between Conversions			10			μS
t <sub>12</sub>	Bus Access and Byte Delay	(Notes 9, 10)		10		83	ns

### POWER REQUIREMENTS (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$V_{DD}$	Positive Supply Voltage	(Notes 9, 10)		4.75		5.25	V
I <sub>DD</sub>	Positive Supply Current		•		11	16	mA
P <sub>DIS</sub>	Power Dissipation				55	80	mW

The  $\bullet$  indicates specifications which apply over the full operating temperature range; all other limits and typicals  $T_A = 25^{\circ}C$ .

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

**Note 2:** All voltage values are with respect to ground with DGND, AGND1 and AGND2 wired together (unless otherwise noted).

**Note 3:** When these pin voltages are taken below ground or above  $V_{ANA} = V_{DIG} = V_{DD}$ , they will be clamped by internal diodes. This product can handle input currents of greater than 100mA below ground or above  $V_{DD}$  without latch-up.

**Note 4:** When these pin voltages are taken below ground, they will be clamped by internal diodes. This product can handle input currents of 90mA below ground without latchup. These pins are not clamped to  $V_{DD}$ .

Note 5:  $V_{DD}$  = 5V,  $f_{SAMPLE}$  = 100kHz,  $t_r$  =  $t_f$  = 5ns unless otherwise specified.

Note 6: Linearity, offset and full-scale specifications apply for a  $V_{\text{IN}}$  input with respect to ground.

**Note 7:** Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual end points of the transfer curve. The deviation is measured from the center of the quantization band.

**Note 8:** Zero error for the LTC1605-1 is the voltage measured from 0.5LSB when the output code flickers between 0000 0000 0000 0000

and 0000 0000 0000 0001. Zero error for the LTC1605-2 is the voltage measured from -0.5LSB when the output code flickers between 0000 0000 0000 0000 and 1111 1111 1111 1111.

Note 9: Guaranteed by design, not subject to test.

Note 10: Recommended operating conditions.

**Note 11:** With  $\overline{CS}$  low the falling  $R/\overline{C}$  edge starts a conversion. If  $R/\overline{C}$  returns high at a critical point during the conversion it can create small errors. For best results ensure that  $R/\overline{C}$  returns high within  $3\mu$ s after the start of the conversion.

**Note 12:** As measured with fixed resistors shown in Figure 4. Adjustable to zero with external potentiometer.

**Note 13:** Full-scale error is the untrimmed deviation from ideal last code transition, divided by the full-scale range and includes the effect of offset error.

**Note 14:** All specifications in dB are referred to a full-scale 4V input for the LTC1605-1 and to  $\pm$ 4V input for the LTC1605-2.

**Note 15:** Full-power bandwidth is defined as full-scale input frequency at which a signal-to-(noise + distortion) degrades to 60dB or 10 bits of accuracy.

**Note 16:** Recovers to specified performance after (±20V) input overvoltage for the LTC1605-1 and ±15V for the LTC1605-2.



### PIN FUNCTIONS

 $V_{IN}$  (Pin 1): Analog Input. Connect through a 200 $\Omega$  resistor to the analog input. Full-scale input range is 0V to 4V for the LTC1605-1 and  $\pm$ 4V for the LTC1605-2.

**AGND1 (Pin 2):** Analog Ground. Tie to analog ground plane.

**REF (Pin 3):** 2.5V Reference Output. Bypass with  $2.2\mu F$  tantalum capacitor. Can be driven with an external reference.

**CAP (Pin 4):** Reference Buffer Output. Bypass with 2.2µF tantalum capacitor.

**AGND2 (Pin 5):** Analog Ground. Tie to analog ground plane.

**D15 to D8 (Pins 6 to 13):** Three-State Data Outputs. Hi-Z state when  $\overline{CS}$  is high or when  $R/\overline{C}$  is low.

**DGND (Pin 14):** Digital Ground.

**D7 to D0 (Pins 15 to 22):** Three-State Data Outputs. Hi-Z state when  $\overline{CS}$  is high or when  $R/\overline{C}$  is low.

**BYTE (Pin 23):** Byte Select. With BYTE low, data will be output with Pin 6 (D15) being the MSB and Pin 22 (D0)

being the LSB. With BYTE high the upper eight bits and the lower eight bits will be switched. The MSB is output on Pin 15 and bit 8 is output on Pin 22. Bit 7 is output on Pin 6 and the LSB is output on Pin 13.

 $R/\overline{C}$  (Pin 24): Read/Convert Input. With  $\overline{CS}$  low, a falling edge on  $R/\overline{C}$  puts the internal sample-and-hold into the hold state and starts a conversion. With  $\overline{CS}$  low, a rising edge on  $R/\overline{C}$  enables the output data bits.

CS (Pin 25): Chip Select. Internally OR'd with R/C. With R/C low, a falling edge on CS will initiate a conversion. With R/C high, a falling edge on CS will enable the output data.


**BUSY (Pin 26):** Output Shows Converter Status. It is low when a <u>conversion</u> is in progress. Data valid on the rising edge of BUSY. CS or R/C must be high when BUSY rises or another conversion will start without time for signal acquisition.

 $V_{ANA}$  (Pin 27): 5V Analog Supply. Bypass to ground with a  $0.1\mu F$  ceramic and a  $10\mu F$  tantalum capacitor.

**V<sub>DIG</sub> (Pin 28):** 5V Digital Supply. Connect directly to Pin 27.



# **FUNCTIONAL BLOCK DIAGRAM**




# **TEST CIRCUITS**

### **Load Circuit for Access Timing**

# DBN $\frac{5V}{\frac{1}{2}}$ 1k $\frac{1}{2}$ CL $\frac{1}{2}$ CL $\frac{1}{2}$ CL $\frac{1}{2}$ CL LTC1605 • TC01 A. HI-Z TO V<sub>OH</sub> AND V<sub>OH</sub> TO V<sub>OH</sub>

**Load Circuit for Output Float Delay** 



### **Conversion Details**

The LTC1605-1/LTC1605-2 use a successive approximation algorithm and an internal sample-and-hold circuit to convert an analog signal to a 16-bit or two byte parallel output. The ADC is complete with a precision reference and an internal clock. The control logic provides easy interface to microprocessors and DSPs. (Please refer to the Digital Interface section for the data format.)

Conversion start is controlled by the  $\overline{CS}$  and R/ $\overline{C}$  inputs. At the start of conversion the successive approximation register (SAR) is reset. Once a conversion cycle has begun it cannot be restarted.

During the conversion, the internal 16-bit capacitive DAC output is sequenced by the SAR from the most significant bit (MSB) to the least significant bit (LSB). Referring to Figure 1,  $V_{IN}$  is connected through the resistor divider to the sample-and-hold capacitor during the acquire phase and the comparator offset is nulled by the autozero switch. In this acquire phase, a minimum delay of  $2\mu s$  will provide enough time for the sample-and-hold capacitor to acquire the analog signal. During the convert phase, the autozero switch open, putting the comparator into the compare mode. The input switch switches  $C_{SAMPLF}$  to




Figure 1. LTC1605-1/LTC1605-2 Simplified Equivalent Circuit

ground, injecting the analog input charge onto the summing junction. This input charge is successively compared with the binary-weighted charges supplied by the capacitive DAC. Bit decisions are made by the high speed comparator. At the end of a conversion, the DAC output balances the  $V_{IN}$  input charge. The SAR contents (a 16-bit data word) that represents the  $V_{IN}$  are loaded into the 16-bit output latches.

### **Driving the Analog Inputs**

The nominal input range for the LTC1605-1 is 0V to 4V or  $(1.6V_{REF})$  and for the LTC1605-2 the input range is  $\pm 4V$  or  $(\pm 1.6V_{REF})$ . The inputs are overvoltage protected to  $\pm 25V$ . The input impedance is typically  $10k\Omega$ , therefore, it should be driven with a low impedance source. Wideband noise coupling into the input can be minimized by placing a 1000pF capacitor at the input as shown in Figure 2.




Figure 2. Analog Input Filtering

An NPO-type capacitor gives the lowest distortion. Place the capacitor as close to the device input pin as possible. If an amplifier is to be used to drive the input, care should be taken to select an amplifier with adequate accuracy, linearity and noise for the application. The following list is a summary of the op amps that are suitable for driving the LTC1605-1/LTC1605-2. More detailed information is available in the Linear Technology data books and LinearView  $^{\text{TM}}$  CD-ROM.

LT $^{\otimes}$ 1007 - Low noise precision amplifier. 2.7mA supply current  $\pm 5V$  to  $\pm 15V$  supplies. Gain bandwidth product 8MHz. DC applications.

LinearView is a trademark of Linear Technology Corporation



LT1097 - Low cost, low power precision amplifier.  $300\mu A$  supply current.  $\pm 5V$  to  $\pm 15V$  supplies. Gain bandwidth product 0.7MHz. DC applications.

LT1227 - 140MHz video current feedback amplifier. 10mA supply current.  $\pm 5V$  to  $\pm 15V$  supplies. Low noise and low distortion.

LT1360 - 37MHz voltage feedback amplifier. 3.8mA supply current.  $\pm 5 \text{V}$  to  $\pm 15 \text{V}$  supplies. Good AC/DC specs.

LT1363 - 50MHz voltage feedback amplifier. 6.3mA supply current. Good AC/DC specs.

LT1364/LT1365 - Dual and quad 50MHz voltage feedback amplifiers. 6.3mA supply current per amplifier. Good AC/DC specs.

### **Internal Voltage Reference**

The LTC1605-1/LTC1605-2 has an on-chip, temperature compensated, curvature corrected, bandgap reference, which is factory trimmed to 2.50V. The full-scale range of the ADC is equal to  $(1.6V_{REF})$  or nominally 0V to 4V for the LTC1605-1 and  $(\pm 1.6V_{REF})$  or nominally  $\pm 4V$  for the LTC1605-2. The output of the reference is connected to the input of a unity-gain buffer through a 4k resistor (see Figure 3). The input to the buffer or the output of the reference is available at REF (Pin 3). The internal reference can be overdriven with an external reference if more accuracy is needed. The buffer output drives the internal DAC and is available at CAP (Pin 4). The CAP pin can be used to drive a steady DC load of less than 2mA. Driving an AC load is not recommended because it can cause the performance of the converter to degrade.

For minimum code transition noise the REF pin and the CAP pin should each be decoupled with a capacitor to filter wideband noise from the reference and the buffer  $(2.2\mu F tantalum)$ .

### Offset and Gain Adjustments

The LTC1605-1/LTC1605-2 offset and full-scale errors have been trimmed at the factory with the external

resistors shown in Figure 4. This allows for external adjustment of offset and full scale in applications where absolute accuracy is important. See Figure 5 for the offset and gain trim circuit for the LTC1605-1/LTC1605-2.




Figure 3. Internal or External Reference Source




Figure 4. 0V to 4V Input for the LTC1605-1 and  $\pm$ 4V for the LTC1605-2 Without Trim




Figure 5. OV to 4V Input for the LTC1605-1 and  $\pm$ 4V for the LTC1605-2 with Offset and Gain Trim

First adjust the offset to zero by adjusting resistor R3. Apply an input voltage of  $30.5\mu V$  (0.5LSB) and adjust R3 so the code is changing between 0000 0000 0000 0001 and 0000 0000 0000 0000. The gain error is trimmed by adjusting resistor R4. An input voltage of 3.999908V (FS – 1.5LSB) is applied to  $V_{IN}$  and R4 is adjusted until the output code is changing between 1111 1111 1111 1110 and 1111 1111 1111 1111. Figure 6a shows the unipolar transfer characteristic of the LTC1605-1.




Figure 6a. LTC1605-1 Unipolar Transfer Characteristics

For the LTC1605-2, first adjust the offset to zero by adjusting resistor R3. Apply an input voltage of  $-61\mu V$  (-0.5LSB) and adjust R3 so the code is changing between 1111 1111 1111 1111 and 0000 0000 0000 0000. The gain error is trimmed by adjusting resistor R4. An input voltage of 3.999817V (+FS -1.5LSB) is applied to  $V_{IN}$  and R4 is adjusted until the outut code is changing between 0111 1111 1111 1111 1111 1111. Figure 6b shows the bipolar transfer characteristics of the LTC1605-2.




Figure 6B. LTC1605-2 Bipolar Transfer Characteristics

### **DC** Performance

One way of measuring the transition noise associated with a high resolution ADC is to use a technique where a DC signal is applied to the input of the ADC and the resulting output codes are collected over a large number of conversions. For example in Figure 7 the distribution of output code is shown for a DC input that has been digitized 10000 times. The distribution is Gaussian and the RMS code transition is about 1LSB.




Figure 7. Histogram for 10000 Conversions



### DIGITAL INTERFACE

### **Internal Clock**

The ADC has an internal clock that is trimmed to achieve a typical conversion time of  $7\mu s$ . No external adjustments are required and, with the typical acquisition time of  $1\mu s$ , throughput performance of 100ksps is assured.

### **Timing and Control**

Conversion start and data read are controlled by two digital inputs:  $\overline{CS}$  and  $R/\overline{C}$ . To start a conversion and put the sample-and-hold into the hold mode bring  $\overline{CS}$  and  $R/\overline{C}$  low for no less than 40ns. Once initiated it cannot be restarted until the conversion is complete. Converter status is indicated by the BUSY output and this is low while the conversion is in progress.

There are two modes of operation. The first mode is shown in Figure 8. The digital input R/C is used to control the start of conversion. CS is tied low. When R/C goes low the sample-and-hold goes into the hold mode and a conversion is started. BUSY goes low and stays low during the conversion and will go back high after the conversion has been completed and the internal output shift registers have been updated. R/C should remain low for no less than 40ns. During the time R/C is low the

digital outputs are in a Hi-Z state. R/C should be brought back high within 3µs after the start of the conversion to ensure that no errors occur in the digitized result. The second mode, shown in Figure 9, uses the CS signal to control the start of a conversion and the reading of the digital output. In this mode the R/C input signal should be brought low no less than 10ns before the falling edge of CS. The minimum pulse width for CS is 40ns. When CS falls, BUSY goes low and will stay low until the end of the conversion. BUSY will go high after the conversion has been completed. The new data is valid when CS is brought back low again to initiate a read. Again it is recommended that both R/C and CS return high within 3µs after the start of the conversion.

### **Output Data**

The output data can be read as a 16-bit word or it can be read as two 8-bit bytes. The format of the output data is straight binary for the LTC1605-1 and twos complement for the LTC1605-2. The digital input pin BYTE is used to control the two byte read. With the BYTE pin low the first eight MSBs are output on the D15 to D8 pins and the eight LSBs are output on the D7 to D0 pins. When the BYTE pin is taken high the eight LSBs replace the eight MSBs (Figure 10).




Figure 8. Conversion Timing with Outputs Enabled After Conversion (CS Tied Low)




Figure 9. Using  $\overline{\text{CS}}$  to Control Conversion and Read Timing




Figure 10. Using  $\overline{\text{CS}}$  and BYTE to Control Data Bus Read Timing

### **Dynamic Performance**

FFT (Fast Fourier Transform) test techniques are used to test the ADC's frequency response, distortion and noise at the rated throughput. By applying a low distortion sine wave and analyzing the digital output using an FFT algorithm, the ADC's spectral content can be examined for frequencies outside the fundamental.

### Signal-to-Noise Ratio

The Signal-to-Noise and Distortion Ratio (SINAD) is the ratio between the RMS amplitude of the fundamental input frequency to the RMS amplitude of all other frequency components at the A/D output. The output is band limited to frequencies from above DC and below half the sampling frequency.

### **Total Harmonic Distortion**

Total Harmonic Distortion (THD) is the ratio of the RMS sum of all harmonics of the input signal to the fundamental itself. The out-of-band harmonics alias into the frequency band between DC and half the sampling frequency. THD is expressed as:

THD = 
$$20\log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 \dots + V_N^2}}{V_1}$$

where  $V_1$  is the RMS amplitude of the fundamental frequency and  $V_2$  through  $V_N$  are the amplitudes of the second through Nth harmonics.

### **Board Layout, Power Supplies and Decoupling**

Wire wrap boards are not recommended for high resolution or high speed A/D converters. To obtain the best performance from the LTC1605-1/LTC1605-2, a printed circuit board is required. Layout for the printed circuit board should ensure the digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital track alongside an analog signal track or underneath the ADC. The analog input should be screened by AGND.

Figures 12 through 15 show a layout for a suggested evaluation circuit which will help obtain the best performance from the 16-bit ADC. Pay particular attention to the design of the analog and digital ground planes. The DGND pin of the LTC1605-1/LTC1605-2 can be tied to the analog ground plane. Placing the bypass capacitor as close as possible to the power supply, the reference and reference buffer output is very important. Low impedance common returns for these bypass capacitors are essential to low noise operation of the ADC, and the foil width for these tracks should be as wide as possible. Also, since any potential difference in grounds between the signal source and ADC appears as an error voltage in series with the input signal, attention should be paid to reducing the ground circuit impedance as much as possible. The digital output latches and the onboard sampling clock have been placed on the digital ground plane. The two ground planes are tied together at the power supply ground connection.

TECHNOLOGY TECHNOLOGY




Figure 12. Component Side Silkscreen for the Suggested LTC1605-1/LTC1605-2 Evaluation Circuit




Figure 13. Bottom Side Showing Analog Ground Plane




Figure 14. Component Side Showing Separate Analog and Digital Ground Plane



### **APPLICATIONS INFORMATION** JP2 LED ENABLE *\$*\$ *}*} *\$*5 R11, 1.2k R10, 1.2k **★** R3, 1.2k **★**3, 1.2k U3 74HC574 9 6 0 **9 6 0** %¥**§** U4B 74HC04 D10 U1 LTC1605-1 LTC1605-2 AGND1 AGND2 DGND S DIGITAL I.C. BYPASSING 0.1µF C7 10µF R19 33.2k V<sub>CC</sub> 3 JP5 CS .C2 2.2μF U6A 74HC221 REVERSE 3 BYTE ➤CLK CEXT RCEXT NORNAL 19/ 818 200Ω 1% **\$** 4**|** ^<sub>□</sub> JP3 C6 22μF 10V EXT 3 NC1 NC2 INPUT HEATER OUT GND TRIM LT1019-2.5 ◆ D16 MBR0520 LOAD VCLK U5 1 U8 1MHz, OSC GND


Figure 15. LTC1605-1 Suggested Evaluation Circuit Schematic

# PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

### G Package 28-Lead Plastic SSOP (0.209)

(LTC DWG # 05-08-1640)

 $\frac{0.397 - 0.407^*}{(10.07 - 10.33)}$ 



0.0256

(0.65) BSC

 $\frac{0.010 - 0.015}{(0.25 - 0.38)}$ 

\*DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

 $\frac{0.022 - 0.037}{(0.55 - 0.95)}$ 

 $\frac{0.005 - 0.009}{(0.13 - 0.22)}$ 

\*\*DIMENSIONS DO NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

G28 SSOP 0694

0.002 - 0.008

(0.05 - 0.21)



# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LT <sup>®</sup> 1019-2.5	Precision Bandgap Reference	0.05% Max, 5ppm/°C Max
LTC1274/LTC1277	Low Power 12-Bit, 100ksps ADCs 10mW Power Dissipation, Parallel/Byte Interface	
LTC1415	Single 5V, 12-Bit, 1.25Msps ADC	55mW Power Dissipation, 72dB SINAD
LTC1419	Low Power 14-Bit, 800ksps ADC	True 14-Bit Linearity, 81.5dB SINAD, 150mW Dissipation
LT1460-2.5	Micropower Precision Series Reference	0.075% Max, 10ppm/°C Max, Only 130μA Supply Current
LTC1594/LTC1598	Micropower 4-/8-Channel 12-Bit ADCs	Serial I/O, 3V and 5V Versions
LTC1604	16-Bit, 333ksps Sampling ADC	±2.5V Input, 90dB SINAD, 100dB THD
LTC1605	Low Power 100ksps 16-Bit ADC	Single 5V, ±10V Inputs